<annotationInfo>
<annotationInfo>
<item  id="19" filename="mmult_accel.cpp" linenumber="14" name="ia_1" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="ia_1_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="21" filename="mmult_accel.cpp" linenumber="15" name="exitcond" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="exitcond_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="22" filename="mmult_accel.cpp" linenumber="15" name="ib_mid2" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="ib_mid2_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="23" filename="mmult_accel.cpp" linenumber="19" name="tmp_mid2_v" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_mid2_v_fu_671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="24" filename="mmult_accel.cpp" linenumber="19" name="tmp_mid2" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_mid2_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="25" filename="mmult_accel.cpp" linenumber="20" name="tmp_mid2_cast" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_1874_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="26" filename="mmult_accel.cpp" linenumber="20" name="tmp" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_mac_muladEe_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="31" filename="mmult_accel.cpp" linenumber="19" name="tmp_2" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_2_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="32" filename="mmult_accel.cpp" linenumber="20" name="tmp_2_cast" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_1874_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="33" filename="mmult_accel.cpp" linenumber="20" name="tmp_1" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_mac_muladEe_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="34" filename="mmult_accel.cpp" linenumber="20" name="tmp_1_cast" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_1_cast_fu_1870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="38" filename="mmult_accel.cpp" linenumber="19" name="tmp_4" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_4_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="39" filename="mmult_accel.cpp" linenumber="19" name="tmp_5" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_471_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="42" filename="mmult_accel.cpp" linenumber="19" name="tmp_6" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_6_fu_699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="43" filename="mmult_accel.cpp" linenumber="19" name="tmp_7" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="44" filename="mmult_accel.cpp" linenumber="19" name="tmp_s" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U43" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="45" filename="mmult_accel.cpp" linenumber="19" name="sum_1" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U1" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="46" filename="mmult_accel.cpp" linenumber="19" name="tmp_8" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_8_reg_1933" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="47" filename="mmult_accel.cpp" linenumber="19" name="tmp_9" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_475_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="48" filename="mmult_accel.cpp" linenumber="19" name="tmp_10" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_10_reg_1938" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="49" filename="mmult_accel.cpp" linenumber="19" name="tmp_11" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="50" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_1" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U44" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="51" filename="mmult_accel.cpp" linenumber="19" name="sum_2" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U2" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="52" filename="mmult_accel.cpp" linenumber="19" name="tmp_12" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_12_reg_1943" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="53" filename="mmult_accel.cpp" linenumber="19" name="tmp_13" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_479_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="54" filename="mmult_accel.cpp" linenumber="19" name="tmp_14" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_14_reg_1948" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="55" filename="mmult_accel.cpp" linenumber="19" name="tmp_15" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="56" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_2" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U45" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="57" filename="mmult_accel.cpp" linenumber="19" name="sum_3" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U3" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="58" filename="mmult_accel.cpp" linenumber="19" name="tmp_16" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_16_reg_1953" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="59" filename="mmult_accel.cpp" linenumber="19" name="tmp_17" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_483_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="60" filename="mmult_accel.cpp" linenumber="19" name="tmp_18" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_18_reg_1958" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="61" filename="mmult_accel.cpp" linenumber="19" name="tmp_19" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="62" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_3" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U46" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="63" filename="mmult_accel.cpp" linenumber="19" name="sum_4" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U4" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="64" filename="mmult_accel.cpp" linenumber="19" name="tmp_20" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_20_reg_1963" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="65" filename="mmult_accel.cpp" linenumber="19" name="tmp_21" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_487_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="66" filename="mmult_accel.cpp" linenumber="19" name="tmp_22" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_22_reg_1968" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="67" filename="mmult_accel.cpp" linenumber="19" name="tmp_23" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="68" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_4" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U47" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="69" filename="mmult_accel.cpp" linenumber="19" name="sum_5" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U5" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="70" filename="mmult_accel.cpp" linenumber="19" name="tmp_24" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_24_reg_1973" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="71" filename="mmult_accel.cpp" linenumber="19" name="tmp_25" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_491_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="72" filename="mmult_accel.cpp" linenumber="19" name="tmp_26" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_26_reg_1978" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="73" filename="mmult_accel.cpp" linenumber="19" name="tmp_27" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="74" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_5" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U48" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="75" filename="mmult_accel.cpp" linenumber="19" name="sum_6" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U6" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="76" filename="mmult_accel.cpp" linenumber="19" name="tmp_28" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_28_reg_1983" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="77" filename="mmult_accel.cpp" linenumber="19" name="tmp_29" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_495_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="78" filename="mmult_accel.cpp" linenumber="19" name="tmp_30" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_30_reg_1988" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="79" filename="mmult_accel.cpp" linenumber="19" name="tmp_31" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="80" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_6" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="81" filename="mmult_accel.cpp" linenumber="19" name="sum_7" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U7" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="82" filename="mmult_accel.cpp" linenumber="19" name="tmp_32" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_32_reg_1993" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="83" filename="mmult_accel.cpp" linenumber="19" name="tmp_33" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_499_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="84" filename="mmult_accel.cpp" linenumber="19" name="tmp_34" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_34_reg_1998" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="85" filename="mmult_accel.cpp" linenumber="19" name="tmp_35" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="86" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_7" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="87" filename="mmult_accel.cpp" linenumber="19" name="sum_8" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U8" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="88" filename="mmult_accel.cpp" linenumber="19" name="tmp_36" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_36_reg_2003" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="89" filename="mmult_accel.cpp" linenumber="19" name="tmp_37" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_503_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="90" filename="mmult_accel.cpp" linenumber="19" name="tmp_38" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_38_reg_2008" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="91" filename="mmult_accel.cpp" linenumber="19" name="tmp_39" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="92" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_8" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U51" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="93" filename="mmult_accel.cpp" linenumber="19" name="sum_9" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="94" filename="mmult_accel.cpp" linenumber="19" name="tmp_40" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_40_reg_2013" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="95" filename="mmult_accel.cpp" linenumber="19" name="tmp_41" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_507_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="96" filename="mmult_accel.cpp" linenumber="19" name="tmp_42" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_42_reg_2018" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="97" filename="mmult_accel.cpp" linenumber="19" name="tmp_43" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="98" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_9" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U52" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="99" filename="mmult_accel.cpp" linenumber="19" name="sum_10" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="100" filename="mmult_accel.cpp" linenumber="19" name="tmp_44" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_44_reg_2023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="101" filename="mmult_accel.cpp" linenumber="19" name="tmp_45" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_511_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="102" filename="mmult_accel.cpp" linenumber="19" name="tmp_46" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_46_reg_2028" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="103" filename="mmult_accel.cpp" linenumber="19" name="tmp_47" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="104" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_s" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U53" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="105" filename="mmult_accel.cpp" linenumber="19" name="sum_11" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="106" filename="mmult_accel.cpp" linenumber="19" name="tmp_48" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_48_reg_2033" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="107" filename="mmult_accel.cpp" linenumber="19" name="tmp_49" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_515_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="108" filename="mmult_accel.cpp" linenumber="19" name="tmp_50" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_50_reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="109" filename="mmult_accel.cpp" linenumber="19" name="tmp_51" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="110" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_10" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U54" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="111" filename="mmult_accel.cpp" linenumber="19" name="sum_12" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="112" filename="mmult_accel.cpp" linenumber="19" name="tmp_52" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_52_reg_2043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="113" filename="mmult_accel.cpp" linenumber="19" name="tmp_53" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_519_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="114" filename="mmult_accel.cpp" linenumber="19" name="tmp_54" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_54_reg_2048" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="115" filename="mmult_accel.cpp" linenumber="19" name="tmp_55" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="116" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_11" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U55" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="117" filename="mmult_accel.cpp" linenumber="19" name="sum_13" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="118" filename="mmult_accel.cpp" linenumber="19" name="tmp_56" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_56_reg_2053" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="119" filename="mmult_accel.cpp" linenumber="19" name="tmp_57" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_523_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="120" filename="mmult_accel.cpp" linenumber="19" name="tmp_58" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_58_reg_2058" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="121" filename="mmult_accel.cpp" linenumber="19" name="tmp_59" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="122" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_12" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U56" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="123" filename="mmult_accel.cpp" linenumber="19" name="sum_14" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="124" filename="mmult_accel.cpp" linenumber="19" name="tmp_60" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_60_reg_2063" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="125" filename="mmult_accel.cpp" linenumber="19" name="tmp_61" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_527_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="126" filename="mmult_accel.cpp" linenumber="19" name="tmp_62" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_62_reg_2068" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="127" filename="mmult_accel.cpp" linenumber="19" name="tmp_63" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="128" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_13" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U57" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="129" filename="mmult_accel.cpp" linenumber="19" name="sum_15" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="130" filename="mmult_accel.cpp" linenumber="19" name="tmp_64" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_64_reg_2073" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="131" filename="mmult_accel.cpp" linenumber="19" name="tmp_65" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_531_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="132" filename="mmult_accel.cpp" linenumber="19" name="tmp_66" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_66_reg_2078" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="133" filename="mmult_accel.cpp" linenumber="19" name="tmp_67" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="134" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_14" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U58" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="135" filename="mmult_accel.cpp" linenumber="19" name="sum_16" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="136" filename="mmult_accel.cpp" linenumber="19" name="tmp_68" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_68_reg_2083" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="137" filename="mmult_accel.cpp" linenumber="19" name="tmp_69" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_535_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="138" filename="mmult_accel.cpp" linenumber="19" name="tmp_70" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_70_reg_2088" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="139" filename="mmult_accel.cpp" linenumber="19" name="tmp_71" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="140" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_15" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U59" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="141" filename="mmult_accel.cpp" linenumber="19" name="sum_17" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="142" filename="mmult_accel.cpp" linenumber="19" name="tmp_72" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_72_reg_2093" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="143" filename="mmult_accel.cpp" linenumber="19" name="tmp_73" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_539_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="144" filename="mmult_accel.cpp" linenumber="19" name="tmp_74" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_74_reg_2098" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="145" filename="mmult_accel.cpp" linenumber="19" name="tmp_75" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="146" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_16" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U60" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="147" filename="mmult_accel.cpp" linenumber="19" name="sum_18" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="148" filename="mmult_accel.cpp" linenumber="19" name="tmp_76" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_76_reg_2103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="149" filename="mmult_accel.cpp" linenumber="19" name="tmp_77" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_543_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="150" filename="mmult_accel.cpp" linenumber="19" name="tmp_78" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_78_reg_2108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="151" filename="mmult_accel.cpp" linenumber="19" name="tmp_79" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="152" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_17" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U61" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="153" filename="mmult_accel.cpp" linenumber="19" name="sum_19" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="154" filename="mmult_accel.cpp" linenumber="19" name="tmp_80" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_80_reg_2113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="155" filename="mmult_accel.cpp" linenumber="19" name="tmp_81" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_547_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="156" filename="mmult_accel.cpp" linenumber="19" name="tmp_82" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_82_reg_2118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="157" filename="mmult_accel.cpp" linenumber="19" name="tmp_83" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="158" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_18" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U62" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="159" filename="mmult_accel.cpp" linenumber="19" name="sum_20" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="160" filename="mmult_accel.cpp" linenumber="19" name="tmp_84" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_84_reg_2123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="161" filename="mmult_accel.cpp" linenumber="19" name="tmp_85" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_551_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="162" filename="mmult_accel.cpp" linenumber="19" name="tmp_86" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_86_reg_2128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="163" filename="mmult_accel.cpp" linenumber="19" name="tmp_87" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="164" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_19" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U63" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="165" filename="mmult_accel.cpp" linenumber="19" name="sum_21" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="166" filename="mmult_accel.cpp" linenumber="19" name="tmp_88" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_88_reg_2133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="167" filename="mmult_accel.cpp" linenumber="19" name="tmp_89" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_555_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="168" filename="mmult_accel.cpp" linenumber="19" name="tmp_90" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_90_reg_2138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="169" filename="mmult_accel.cpp" linenumber="19" name="tmp_91" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="170" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_20" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U64" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="171" filename="mmult_accel.cpp" linenumber="19" name="sum_22" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U22" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="172" filename="mmult_accel.cpp" linenumber="19" name="tmp_92" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_92_reg_2143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="173" filename="mmult_accel.cpp" linenumber="19" name="tmp_93" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_559_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="174" filename="mmult_accel.cpp" linenumber="19" name="tmp_94" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_94_reg_2148" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="175" filename="mmult_accel.cpp" linenumber="19" name="tmp_95" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="176" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_21" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U65" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="177" filename="mmult_accel.cpp" linenumber="19" name="sum_23" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U23" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="178" filename="mmult_accel.cpp" linenumber="19" name="tmp_96" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_96_reg_2153" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="179" filename="mmult_accel.cpp" linenumber="19" name="tmp_97" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_563_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="180" filename="mmult_accel.cpp" linenumber="19" name="tmp_98" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_98_reg_2158" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="181" filename="mmult_accel.cpp" linenumber="19" name="tmp_99" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="182" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_22" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U66" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="183" filename="mmult_accel.cpp" linenumber="19" name="sum_24" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U24" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="184" filename="mmult_accel.cpp" linenumber="19" name="tmp_100" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_100_reg_2163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="185" filename="mmult_accel.cpp" linenumber="19" name="tmp_101" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_567_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="186" filename="mmult_accel.cpp" linenumber="19" name="tmp_102" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_102_reg_2168" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="187" filename="mmult_accel.cpp" linenumber="19" name="tmp_103" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="188" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_23" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U67" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="189" filename="mmult_accel.cpp" linenumber="19" name="sum_25" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U25" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="190" filename="mmult_accel.cpp" linenumber="19" name="tmp_104" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_104_reg_2173" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="191" filename="mmult_accel.cpp" linenumber="19" name="tmp_105" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_571_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="192" filename="mmult_accel.cpp" linenumber="19" name="tmp_106" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_106_reg_2178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="193" filename="mmult_accel.cpp" linenumber="19" name="tmp_107" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="194" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_24" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U68" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="195" filename="mmult_accel.cpp" linenumber="19" name="sum_26" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="196" filename="mmult_accel.cpp" linenumber="19" name="tmp_108" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_108_reg_2183" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="197" filename="mmult_accel.cpp" linenumber="19" name="tmp_109" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_575_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="198" filename="mmult_accel.cpp" linenumber="19" name="tmp_110" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_110_reg_2188" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="199" filename="mmult_accel.cpp" linenumber="19" name="tmp_111" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="200" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_25" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U69" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="201" filename="mmult_accel.cpp" linenumber="19" name="sum_27" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U27" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="202" filename="mmult_accel.cpp" linenumber="19" name="tmp_112" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_112_reg_2193" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="203" filename="mmult_accel.cpp" linenumber="19" name="tmp_113" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_579_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="204" filename="mmult_accel.cpp" linenumber="19" name="tmp_114" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_114_reg_2198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="205" filename="mmult_accel.cpp" linenumber="19" name="tmp_115" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="206" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_26" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U70" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="207" filename="mmult_accel.cpp" linenumber="19" name="sum_28" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U28" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="208" filename="mmult_accel.cpp" linenumber="19" name="tmp_116" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_116_reg_2203" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="209" filename="mmult_accel.cpp" linenumber="19" name="tmp_117" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_583_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="210" filename="mmult_accel.cpp" linenumber="19" name="tmp_118" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_118_reg_2208" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="211" filename="mmult_accel.cpp" linenumber="19" name="tmp_119" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="212" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_27" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U71" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="213" filename="mmult_accel.cpp" linenumber="19" name="sum_29" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U29" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="214" filename="mmult_accel.cpp" linenumber="19" name="tmp_120" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_120_reg_2213" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="215" filename="mmult_accel.cpp" linenumber="19" name="tmp_121" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_587_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="216" filename="mmult_accel.cpp" linenumber="19" name="tmp_122" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_122_reg_2218" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="217" filename="mmult_accel.cpp" linenumber="19" name="tmp_123" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="218" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_28" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U72" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="219" filename="mmult_accel.cpp" linenumber="19" name="sum_30" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U30" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="220" filename="mmult_accel.cpp" linenumber="19" name="tmp_124" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_124_reg_2223" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="221" filename="mmult_accel.cpp" linenumber="19" name="tmp_125" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_591_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="222" filename="mmult_accel.cpp" linenumber="19" name="tmp_126" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_126_reg_2228" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="223" filename="mmult_accel.cpp" linenumber="19" name="tmp_127" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="224" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_29" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U73" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="225" filename="mmult_accel.cpp" linenumber="19" name="sum_31" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U31" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="226" filename="mmult_accel.cpp" linenumber="19" name="tmp_128" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_128_reg_2233" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="227" filename="mmult_accel.cpp" linenumber="19" name="tmp_129" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_595_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="228" filename="mmult_accel.cpp" linenumber="19" name="tmp_130" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_130_reg_2238" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="229" filename="mmult_accel.cpp" linenumber="19" name="tmp_131" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="230" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_30" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U74" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="231" filename="mmult_accel.cpp" linenumber="19" name="sum_32" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U32" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="232" filename="mmult_accel.cpp" linenumber="19" name="tmp_132" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_132_reg_2243" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="233" filename="mmult_accel.cpp" linenumber="19" name="tmp_133" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_599_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="234" filename="mmult_accel.cpp" linenumber="19" name="tmp_134" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_134_reg_2248" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="235" filename="mmult_accel.cpp" linenumber="19" name="tmp_135" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="236" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_31" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U75" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="237" filename="mmult_accel.cpp" linenumber="19" name="sum_33" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U33" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="238" filename="mmult_accel.cpp" linenumber="19" name="tmp_136" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_136_reg_2253" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="239" filename="mmult_accel.cpp" linenumber="19" name="tmp_137" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_603_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="240" filename="mmult_accel.cpp" linenumber="19" name="tmp_138" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_138_reg_2258" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="241" filename="mmult_accel.cpp" linenumber="19" name="tmp_139" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="242" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_32" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U76" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="243" filename="mmult_accel.cpp" linenumber="19" name="sum_34" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U34" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="244" filename="mmult_accel.cpp" linenumber="19" name="tmp_140" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_140_reg_2263" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="245" filename="mmult_accel.cpp" linenumber="19" name="tmp_141" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_607_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="246" filename="mmult_accel.cpp" linenumber="19" name="tmp_142" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_142_reg_2268" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="247" filename="mmult_accel.cpp" linenumber="19" name="tmp_143" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="248" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_33" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U77" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="249" filename="mmult_accel.cpp" linenumber="19" name="sum_35" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U35" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="250" filename="mmult_accel.cpp" linenumber="19" name="tmp_144" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_144_reg_2273" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="251" filename="mmult_accel.cpp" linenumber="19" name="tmp_145" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_611_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="252" filename="mmult_accel.cpp" linenumber="19" name="tmp_146" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_146_reg_2278" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="253" filename="mmult_accel.cpp" linenumber="19" name="tmp_147" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="254" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_34" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U78" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="255" filename="mmult_accel.cpp" linenumber="19" name="sum_36" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U36" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="256" filename="mmult_accel.cpp" linenumber="19" name="tmp_148" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_148_reg_2283" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="257" filename="mmult_accel.cpp" linenumber="19" name="tmp_149" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_615_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="258" filename="mmult_accel.cpp" linenumber="19" name="tmp_150" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_150_reg_2288" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="259" filename="mmult_accel.cpp" linenumber="19" name="tmp_151" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="260" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_35" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U79" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="261" filename="mmult_accel.cpp" linenumber="19" name="sum_37" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U37" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="262" filename="mmult_accel.cpp" linenumber="19" name="tmp_152" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_152_reg_2293" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="263" filename="mmult_accel.cpp" linenumber="19" name="tmp_153" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_619_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="264" filename="mmult_accel.cpp" linenumber="19" name="tmp_154" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_154_reg_2298" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="265" filename="mmult_accel.cpp" linenumber="19" name="tmp_155" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="266" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_36" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U80" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="267" filename="mmult_accel.cpp" linenumber="19" name="sum_38" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U38" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="268" filename="mmult_accel.cpp" linenumber="19" name="tmp_156" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_156_reg_2303" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="269" filename="mmult_accel.cpp" linenumber="19" name="tmp_157" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_623_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="270" filename="mmult_accel.cpp" linenumber="19" name="tmp_158" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_158_reg_2308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="271" filename="mmult_accel.cpp" linenumber="19" name="tmp_159" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="272" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_37" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U81" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="273" filename="mmult_accel.cpp" linenumber="19" name="sum_39" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U39" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="274" filename="mmult_accel.cpp" linenumber="19" name="tmp_160" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_160_reg_2313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="275" filename="mmult_accel.cpp" linenumber="19" name="tmp_161" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_627_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="276" filename="mmult_accel.cpp" linenumber="19" name="tmp_162" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_162_reg_2318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="277" filename="mmult_accel.cpp" linenumber="19" name="tmp_163" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="278" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_38" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U82" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="279" filename="mmult_accel.cpp" linenumber="19" name="sum_40" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U40" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="280" filename="mmult_accel.cpp" linenumber="19" name="tmp_164" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_164_reg_2323" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="281" filename="mmult_accel.cpp" linenumber="19" name="tmp_165" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_631_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="282" filename="mmult_accel.cpp" linenumber="19" name="tmp_166" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_166_reg_2328" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="283" filename="mmult_accel.cpp" linenumber="19" name="tmp_167" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="284" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_39" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U83" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="285" filename="mmult_accel.cpp" linenumber="19" name="sum_41" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U41" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="286" filename="mmult_accel.cpp" linenumber="19" name="tmp_168" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_168_reg_2333" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="287" filename="mmult_accel.cpp" linenumber="19" name="tmp_169" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_635_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="288" filename="mmult_accel.cpp" linenumber="19" name="tmp_170" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="tmp_170_reg_2338" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="289" filename="mmult_accel.cpp" linenumber="19" name="tmp_171" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="grp_fu_635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="290" filename="mmult_accel.cpp" linenumber="19" name="tmp_6_40" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fmul_32ncud_U84" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="291" filename="mmult_accel.cpp" linenumber="19" name="sum_42" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="mmult_hw_fadd_32nbkb_U42" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<item  id="295" filename="mmult_accel.cpp" linenumber="15" name="ib_1" contextFuncName="mmult_hw" moduleName="mmult_hw" rtlName="ib_1_fu_689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\thoms\Universite\H2024\INF3610\INF3610-TPs\TP2\hls_architecture1\architecture_exploration"><\/item>
<\/annotationInfo>
</annotationInfo>
