

================================================================
== Vitis HLS Report for 'xfUDivResize'
================================================================
* Date:           Mon Nov 16 16:18:45 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.720 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%in_n_read = read i43 @_ssdm_op_Read.ap_auto.i43, i43 %in_n"   --->   Operation 2 'read' 'in_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i43 %in_n_read" [source/xf_resize_nn_bilinear.hpp:160]   --->   Operation 3 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (4.72ns)   --->   "%mul_ln160 = mul i87 %zext_ln160, i87" [source/xf_resize_nn_bilinear.hpp:160]   --->   Operation 4 'mul' 'mul_ln160' <Predicate = true> <Delay = 4.72> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i34 @_ssdm_op_PartSelect.i34.i87.i32.i32, i87 %mul_ln160, i32, i32" [source/xf_resize_nn_bilinear.hpp:160]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_ln161 = ret i34 %trunc_ln" [source/xf_resize_nn_bilinear.hpp:161]   --->   Operation 6 'ret' 'ret_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_n_read  (read      ) [ 00]
zext_ln160 (zext      ) [ 00]
mul_ln160  (mul       ) [ 00]
trunc_ln   (partselect) [ 00]
ret_ln161  (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i43"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i34.i87.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="in_n_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="43" slack="0"/>
<pin id="14" dir="0" index="1" bw="43" slack="0"/>
<pin id="15" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_n_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="zext_ln160_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="43" slack="0"/>
<pin id="20" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="mul_ln160_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="43" slack="0"/>
<pin id="24" dir="0" index="1" bw="45" slack="0"/>
<pin id="25" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln160/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="trunc_ln_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="34" slack="0"/>
<pin id="30" dir="0" index="1" bw="87" slack="0"/>
<pin id="31" dir="0" index="2" bw="7" slack="0"/>
<pin id="32" dir="0" index="3" bw="8" slack="0"/>
<pin id="33" dir="1" index="4" bw="34" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="2" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="21"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="26"><net_src comp="18" pin="1"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="22" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="28" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xfUDivResize : in_n | {1 }
  - Chain level:
	State 1
		mul_ln160 : 1
		trunc_ln : 2
		ret_ln161 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln160_fu_22   |    6    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|   read   | in_n_read_read_fu_12 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln160_fu_18   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_28    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |    0    |    16   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   16   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |   16   |
+-----------+--------+--------+--------+
