{"sha": "98c9a8e89f8ceb01213fcc81133f6986c5539d09", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OThjOWE4ZTg5ZjhjZWIwMTIxM2ZjYzgxMTMzZjY5ODZjNTUzOWQwOQ==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2003-01-07T02:54:13Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2003-01-07T02:54:13Z"}, "message": "Segher Boessenkool <segher@koffie.nl>\n\n2003-01-06  Aldy Hernandez  <aldyh@redhat.com>\n\n\tSegher Boessenkool  <segher@koffie.nl>\n\n        * config/rs6000/altivec.md: Remove spaces from assembler\n        instruction argument lists.\n\nFrom-SVN: r60973", "tree": {"sha": "279531f8abc4e85ff49f8970c2a9785ce09a371e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/279531f8abc4e85ff49f8970c2a9785ce09a371e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/98c9a8e89f8ceb01213fcc81133f6986c5539d09", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98c9a8e89f8ceb01213fcc81133f6986c5539d09", "html_url": "https://github.com/Rust-GCC/gccrs/commit/98c9a8e89f8ceb01213fcc81133f6986c5539d09", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/98c9a8e89f8ceb01213fcc81133f6986c5539d09/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c10cdb3d75dcd62c2eaf97fe805fe642f9d21585", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c10cdb3d75dcd62c2eaf97fe805fe642f9d21585", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c10cdb3d75dcd62c2eaf97fe805fe642f9d21585"}], "stats": {"total": 79, "additions": 43, "deletions": 36}, "files": [{"sha": "416dae79cb3a4fae6b5c6277d673c7f3d6934976", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98c9a8e89f8ceb01213fcc81133f6986c5539d09/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98c9a8e89f8ceb01213fcc81133f6986c5539d09/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=98c9a8e89f8ceb01213fcc81133f6986c5539d09", "patch": "@@ -1,3 +1,10 @@\n+2003-01-06  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\tSegher Boessenkool  <segher@koffie.nl>\n+\n+        * config/rs6000/altivec.md: Remove spaces from assembler\n+        instruction argument lists.\n+\t\n 2003-01-07  Michael Hayes  <m.hayes@elec.canterbury.ac.nz>\n \n \t* config/c4x/c4x.c (c4x_naked_function_p): Rename from"}, {"sha": "4632fd59e9a3f5347b45994fca155381b05cbe43", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 36, "deletions": 36, "changes": 72, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/98c9a8e89f8ceb01213fcc81133f6986c5539d09/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/98c9a8e89f8ceb01213fcc81133f6986c5539d09/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=98c9a8e89f8ceb01213fcc81133f6986c5539d09", "patch": "@@ -529,7 +529,7 @@\n \t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 65))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumubm %0, %1, %2, %3\"\n+  \"vmsumubm %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmsummbm\"\n@@ -538,7 +538,7 @@\n \t\t      (match_operand:V16QI 2 \"register_operand\" \"v\")\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 66))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumubm %0, %1, %2, %3\"\n+  \"vmsumubm %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmsumuhm\"\n@@ -547,7 +547,7 @@\n \t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 67))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumuhm %0, %1, %2, %3\"\n+  \"vmsumuhm %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmsumshm\"\n@@ -556,7 +556,7 @@\n \t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 68))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumshm %0, %1, %2, %3\"\n+  \"vmsumshm %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmsumuhs\"\n@@ -566,7 +566,7 @@\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 69))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumuhs %0, %1, %2, %3\"\n+  \"vmsumuhs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmsumshs\"\n@@ -576,7 +576,7 @@\n                       (match_operand:V4SI 3 \"register_operand\" \"v\")] 70))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vmsumshs %0, %1, %2, %3\"\n+  \"vmsumshs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"umaxv16qi3\"\n@@ -642,7 +642,7 @@\n                       (match_operand:V8HI 3 \"register_operand\" \"v\")] 71))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vmhaddshs %0, %1, %2, %3\"\n+  \"vmhaddshs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n (define_insn \"altivec_vmhraddshs\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n@@ -651,15 +651,15 @@\n                       (match_operand:V8HI 3 \"register_operand\" \"v\")] 72))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vmhraddshs %0, %1, %2, %3\"\n+  \"vmhraddshs %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n (define_insn \"altivec_vmladduhm\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n \t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n                       (match_operand:V8HI 3 \"register_operand\" \"v\")] 73))]\n   \"TARGET_ALTIVEC\"\n-  \"vmladduhm %0, %1, %2, %3\"\n+  \"vmladduhm %0,%1,%2,%3\"\n   [(set_attr \"type\" \"veccomplex\")])\n \n (define_insn \"altivec_vmrghb\"\n@@ -1315,35 +1315,35 @@\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 139))]\n   \"TARGET_ALTIVEC\"\n-  \"vspltisb %0, %1\"\n+  \"vspltisb %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltish\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 140))]\n   \"TARGET_ALTIVEC\"\n-  \"vspltish %0, %1\"\n+  \"vspltish %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltisw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:QI 1 \"immediate_operand\" \"i\")] 141))]\n   \"TARGET_ALTIVEC\"\n-  \"vspltisw %0, %1\"\n+  \"vspltisw %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltisw_v4sf\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:QI 1 \"immediate_operand\" \"i\")] 142))]\n   \"TARGET_ALTIVEC\"\n-  \"vspltisw %0, %1\"\n+  \"vspltisw %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"ftruncv4sf2\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n   \t(fix:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))]\n   \"TARGET_ALTIVEC\"\n-  \"vrfiz %0, %1\"\n+  \"vrfiz %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vperm_4si\"\n@@ -1386,37 +1386,37 @@\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 148))]\n   \"TARGET_ALTIVEC\"\n-  \"vrfip %0, %1\"\n+  \"vrfip %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vrfin\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 149))]\n   \"TARGET_ALTIVEC\"\n-  \"vrfin %0, %1\"\n+  \"vrfin %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vrfim\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 150))]\n   \"TARGET_ALTIVEC\"\n-  \"vrfim %0, %1\"\n+  \"vrfim %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vcfux\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n \t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 151))]\n   \"TARGET_ALTIVEC\"\n-  \"vcfux %0, %1, %2\"\n+  \"vcfux %0,%1,%2\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vcfsx\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SI 1 \"register_operand\" \"v\")\n \t              (match_operand:QI 2 \"immediate_operand\" \"i\")] 152))]\n   \"TARGET_ALTIVEC\"\n-  \"vcfsx %0, %1, %2\"\n+  \"vcfsx %0,%1,%2\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vctuxs\"\n@@ -1425,7 +1425,7 @@\n                       (match_operand:QI 2 \"immediate_operand\" \"i\")] 153))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vctuxs %0, %1, %2\"\n+  \"vctuxs %0,%1,%2\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vctsxs\"\n@@ -1434,35 +1434,35 @@\n                       (match_operand:QI 2 \"immediate_operand\" \"i\")] 154))\n    (set (reg:SI 110) (unspec:SI [(const_int 0)] 213))]\n   \"TARGET_ALTIVEC\"\n-  \"vctsxs %0, %1, %2\"\n+  \"vctsxs %0,%1,%2\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vlogefp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 155))]\n   \"TARGET_ALTIVEC\"\n-  \"vlogefp %0, %1\"\n+  \"vlogefp %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vexptefp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 156))]\n   \"TARGET_ALTIVEC\"\n-  \"vexptefp %0, %1\"\n+  \"vexptefp %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vrsqrtefp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 157))]\n   \"TARGET_ALTIVEC\"\n-  \"vrsqrtefp %0, %1\"\n+  \"vrsqrtefp %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vrefp\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (unspec:V4SF [(match_operand:V4SF 1 \"register_operand\" \"v\")] 158))]\n   \"TARGET_ALTIVEC\"\n-  \"vrefp %0, %1\"\n+  \"vrefp %0,%1\"\n   [(set_attr \"type\" \"vecfloat\")])\n \n (define_insn \"altivec_vsel_4si\"\n@@ -1507,7 +1507,7 @@\n \t\t      (match_operand:V4SI 2 \"register_operand\" \"v\")\n                       (match_operand:QI 3 \"immediate_operand\" \"i\")] 163))]\n   \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n+  \"vsldoi %0,%1,%2,%3\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vsldoi_4sf\"\n@@ -1516,7 +1516,7 @@\n \t\t      (match_operand:V4SF 2 \"register_operand\" \"v\")\n                       (match_operand:QI 3 \"immediate_operand\" \"i\")] 164))]\n   \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n+  \"vsldoi %0,%1,%2,%3\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vsldoi_8hi\"\n@@ -1525,7 +1525,7 @@\n \t\t      (match_operand:V8HI 2 \"register_operand\" \"v\")\n                       (match_operand:QI 3 \"immediate_operand\" \"i\")] 165))]\n   \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n+  \"vsldoi %0,%1,%2,%3\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vsldoi_16qi\"\n@@ -1534,49 +1534,49 @@\n \t\t       (match_operand:V16QI 2 \"register_operand\" \"v\")\n \t\t       (match_operand:QI 3 \"immediate_operand\" \"i\")] 166))]\n   \"TARGET_ALTIVEC\"\n-  \"vsldoi %0, %1, %2, %3\"\n+  \"vsldoi %0,%1,%2,%3\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupkhsb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n   \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 167))]\n   \"TARGET_ALTIVEC\"\n-  \"vupkhsb %0, %1\"\n+  \"vupkhsb %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupkhpx\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n   \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 168))]\n   \"TARGET_ALTIVEC\"\n-  \"vupkhpx %0, %1\"\n+  \"vupkhpx %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupkhsh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n   \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 169))]\n   \"TARGET_ALTIVEC\"\n-  \"vupkhsh %0, %1\"\n+  \"vupkhsh %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupklsb\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n   \t(unspec:V8HI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 170))]\n   \"TARGET_ALTIVEC\"\n-  \"vupklsb %0, %1\"\n+  \"vupklsb %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupklpx\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n   \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 171))]\n   \"TARGET_ALTIVEC\"\n-  \"vupklpx %0, %1\"\n+  \"vupklpx %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vupklsh\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n   \t(unspec:V4SI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 172))]\n   \"TARGET_ALTIVEC\"\n-  \"vupklsh %0, %1\"\n+  \"vupklsh %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n ;; AltiVec predicates.\n@@ -1879,7 +1879,7 @@\n    (clobber (match_scratch:V4SF 2 \"=&v\"))\n    (clobber (match_scratch:V4SF 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n-  \"vspltisw %2, -1\\;vslw %3,%2,%2\\;vandc %0,%1,%3\"\n+  \"vspltisw %2,-1\\;vslw %3,%2,%2\\;vandc %0,%1,%3\"\n   [(set_attr \"type\" \"vecsimple\")\n    (set_attr \"length\" \"12\")])\n "}]}