# APB-RAM-Verification
RTL design of an APB-compliant memory-mapped RAM with SystemVerilog verification environment featuring random stimulus, monitoring, and scoreboard-based checking.
