
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005432                       # Number of seconds simulated
sim_ticks                                  5432304000                       # Number of ticks simulated
final_tick                                 5432304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81562                       # Simulator instruction rate (inst/s)
host_op_rate                                   114217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44734749                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670872                       # Number of bytes of host memory used
host_seconds                                   121.43                       # Real time elapsed on the host
sim_insts                                     9904383                       # Number of instructions simulated
sim_ops                                      13869776                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           54272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               85056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30784                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              481                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              848                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1329                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5666840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9990604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15657445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5666840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5666840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5666840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9990604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15657445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2702                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1330                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   85120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    85120                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                45                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5432264500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1330                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1060                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      200                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       60                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     387.259259                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    242.595317                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    327.980554                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            59     27.31%     27.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     20.37%     47.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21      9.72%     57.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      6.94%     64.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            7      3.24%     67.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      3.70%     71.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           48     22.22%     93.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.39%     94.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      5.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           216                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        30848                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        54272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5678621.814979426563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9990604.354984551668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          482                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          848                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17754250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     30119500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36834.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35518.28                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22936250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 47873750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6650000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17245.30                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35995.30                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1105                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4084409.40                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    500940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7097160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              18714240                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1118880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        186859110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         10522560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1189937520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1453214490                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             267.513469                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5386994250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1194500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4951170250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     27393000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       26882500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    409803750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2399040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4634670                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                227040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14371980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3277920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1292111340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1321664070                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.297148                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5421553000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        412500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5381496000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8535500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8778500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     31521500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1320861                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1320861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             75449                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               780399                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  239025                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                716                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          780399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             625794                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           154605                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1789                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4896471                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1478351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1332824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           177                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         10864609                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              77948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14081593                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1320861                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             864819                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      10686565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  151568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1307                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1332688                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   343                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10841720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.793326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.566135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   848630      7.83%      7.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   543446      5.01%     12.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9449644     87.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10841720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.121575                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.296098                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   716581                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1058142                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8328179                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                663034                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  75784                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17598678                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                266303                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  75784                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1203261                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  277698                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1832                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8486450                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                796695                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17316982                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                139449                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 167742                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 252765                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 131171                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               56                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            19173944                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              43828567                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30687734                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3874                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15483055                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3690889                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    772893                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5214392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1756378                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1721898                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           422525                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17042308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15914489                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             62372                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3172667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4061732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10841720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.467893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.708877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1374390     12.68%     12.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3020171     27.86%     40.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6447159     59.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10841720                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2764765     89.84%     89.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                312115     10.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               488      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9464843     59.47%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  126      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 224      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4939342     31.04%     90.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1508210      9.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              62      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            426      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15914489                       # Type of FU issued
system.cpu.iq.rate                           1.464801                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3077441                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.193374                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           45805991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20213294                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     15572156                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4520                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2097                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1964                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18988902                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2540                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1818867                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       983666                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3302                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          281                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       350716                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  75784                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  161949                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11390                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17042444                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3090                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5214392                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1756378                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    138                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10197                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            281                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41920                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                84558                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              15696251                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4896466                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            218238                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6374817                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1028653                       # Number of branches executed
system.cpu.iew.exec_stores                    1478351                       # Number of stores executed
system.cpu.iew.exec_rate                     1.444714                       # Inst execution rate
system.cpu.iew.wb_sent                       15656735                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      15574120                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12615046                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16933126                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.433473                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744992                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3036818                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             75531                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10614902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.306633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.897024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3142241     29.60%     29.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1075546     10.13%     39.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6397115     60.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10614902                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9904383                       # Number of instructions committed
system.cpu.commit.committedOps               13869776                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5636388                       # Number of memory references committed
system.cpu.commit.loads                       4230726                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     993446                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13740604                       # Number of committed integer instructions.
system.cpu.commit.function_calls               169177                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8232189     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4230674     30.50%     89.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1405251     10.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13869776                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6397115                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21124381                       # The number of ROB reads
system.cpu.rob.rob_writes                    34040008                       # The number of ROB writes
system.cpu.timesIdled                             267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9904383                       # Number of Instructions Simulated
system.cpu.committedOps                      13869776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.096950                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.096950                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.911619                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.911619                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27109868                       # number of integer regfile reads
system.cpu.int_regfile_writes                13015031                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3796                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1482                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3401151                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4579288                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8403060                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.781838                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4466306                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.372247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.781838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35877076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35877076                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3049582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3049582                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1404920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1404920                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4454502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4454502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4454502                       # number of overall hits
system.cpu.dcache.overall_hits::total         4454502                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27915                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          742                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        28657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28657                       # number of overall misses
system.cpu.dcache.overall_misses::total         28657                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    322376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    322376000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63715000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63715000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    386091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    386091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    386091000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    386091000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3077497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3077497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1405662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4483159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4483159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4483159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4483159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009071                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000528                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006392                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11548.486477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11548.486477                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85869.272237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85869.272237                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13472.833863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13472.833863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13472.833863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13472.833863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11476                       # number of writebacks
system.cpu.dcache.writebacks::total             11476                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16853                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16853                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16853                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11062                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          742                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        11804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11804                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    135638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62973000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62973000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    198611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    198611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    198611500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    198611500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000528                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000528                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002633                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12261.661544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12261.661544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84869.272237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84869.272237                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16825.779397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16825.779397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16825.779397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16825.779397                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11548                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.873481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1332545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2747.515464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.873481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.408080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5331237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5331237                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1332060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1332060                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1332060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1332060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1332060                       # number of overall hits
system.cpu.icache.overall_hits::total         1332060                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            628                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          628                       # number of overall misses
system.cpu.icache.overall_misses::total           628                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50399000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50399000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     50399000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50399000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50399000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50399000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1332688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1332688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1332688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1332688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1332688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1332688                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80253.184713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80253.184713                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80253.184713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80253.184713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80253.184713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80253.184713                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41670000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41670000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85564.681725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85564.681725                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85564.681725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85564.681725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85564.681725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85564.681725                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.l2bus.snoop_filter.tot_requests          23846                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11547                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11476                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                79                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                742                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               742                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11549                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          976                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   36132                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1489920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1520768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              12291                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000407                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.020166                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    12286     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                12291                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             34875000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1212500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            29510000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1222.421228                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23762                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1329                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                17.879609                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   417.874801                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   804.546427                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.051010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.098211                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.149221                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1329                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1252                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.162231                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               191441                       # Number of tag accesses
system.l2cache.tags.data_accesses              191441                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11476                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11476                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        10951                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10952                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           10956                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10957                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          10956                       # number of overall hits
system.l2cache.overall_hits::total              10957                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          737                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            737                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          594                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           483                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           848                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1331                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          483                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          848                       # number of overall misses
system.l2cache.overall_misses::total             1331                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     61804500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     61804500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     40915500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9209500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50125000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     40915500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     71014000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    111929500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     40915500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     71014000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    111929500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11476                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11062                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          484                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        11804                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12288                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          484                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        11804                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12288                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.993261                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.993261                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.997934                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.010034                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.051446                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.997934                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.071840                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.108317                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.997934                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.071840                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.108317                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 83859.565807                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83859.565807                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84711.180124                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 82968.468468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84385.521886                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84711.180124                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83742.924528                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84094.290008                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84711.180124                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83742.924528                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84094.290008                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          737                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          737                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          594                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          848                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1331                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          848                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1331                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     60330500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     60330500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39953500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8987500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     48941000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     39953500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     69318000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    109271500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     39953500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     69318000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    109271500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.993261                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.993261                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.997934                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010034                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.051446                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.997934                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.071840                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.108317                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.997934                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.071840                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.108317                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81859.565807                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81859.565807                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82719.461698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80968.468468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82392.255892                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82719.461698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81742.924528                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82097.295267                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82719.461698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81742.924528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82097.295267                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1330                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 592                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                737                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               737                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            593                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2659                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        85056                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1330                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1330    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1330                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               665000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3322500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1222.421962                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1329                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1329                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   417.875067                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   804.546895                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.006376                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.012276                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.018653                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1329                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1252                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.020279                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22609                       # Number of tag accesses
system.l3cache.tags.data_accesses               22609                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          737                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            737                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          482                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          593                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           482                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           848                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1330                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          482                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          848                       # number of overall misses
system.l3cache.overall_misses::total             1330                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     53697500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     53697500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     35624500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      7988500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     43613000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     35624500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     61686000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     97310500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     35624500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     61686000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     97310500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          737                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          737                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          482                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          593                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          482                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          848                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1330                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          482                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          848                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1330                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 72859.565807                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 72859.565807                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73909.751037                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 71968.468468                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73546.374368                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73909.751037                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72742.924528                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73165.789474                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73909.751037                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72742.924528                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73165.789474                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          737                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          593                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          848                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1330                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          848                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1330                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     52223500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     52223500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34662500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7766500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     42429000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     34662500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     59990000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     94652500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     34662500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     59990000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     94652500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70859.565807                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 70859.565807                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71913.900415                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69968.468468                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71549.747049                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71913.900415                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70742.924528                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71167.293233                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71913.900415                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70742.924528                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71167.293233                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5432304000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                592                       # Transaction distribution
system.membus.trans_dist::ReadExReq               737                       # Transaction distribution
system.membus.trans_dist::ReadExResp              737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           593                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1330                       # Request fanout histogram
system.membus.reqLayer0.occupancy              665000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3618750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
