// Seed: 1207018010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wand id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = id_3 - (-1);
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri   id_3,
    output wand  id_4,
    output logic id_5,
    input  uwire id_6
);
  always @(posedge "" or posedge -1) id_5 <= 1;
  logic id_8;
  wire  id_9;
  logic id_10;
  if (1) begin : LABEL_0
    wire id_11, id_12;
    assign id_5 = id_8 - 1 ^ id_11;
  end else logic id_13 = (1), id_14;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_14,
      id_13,
      id_13,
      id_9,
      id_13,
      id_8
  );
endmodule
