#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr 21 14:51:14 2025
# Process ID: 118408
# Current directory: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent107532 D:\FPGA\Projects\RISCV\tinyriscv_4\tinyriscv\tinyriscv.xpr
# Log file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/vivado.log
# Journal file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2021/Install/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.465 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/wren}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/rden}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_address}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_wready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_arready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_ADDR_WIDTH}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.465 ; gain = 0.000
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.465 ; gain = 0.000
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/wren}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/rden}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_address}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_wready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_arready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_ADDR_WIDTH}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.465 ; gain = 0.000
Time resolution is 1 ps
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.465 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clk}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rst}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_halt_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reset_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/int_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/pc_pc_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_int_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_start_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_dividend_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_divisor_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_op_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_global_int_en_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mtvec}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mepc}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mstatus}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_flush_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_result_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_ready_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_busy_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_assert_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/is_load_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_hold_flag_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.059 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/clk}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/rst}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/axil_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/req}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/hold_flag_r}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_2}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_3}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_4}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_5}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant2}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1254.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1254.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/inst.data referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
WARNING: File D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory.
test running...
WARNING: File D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
test running...
WARNING: File D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
WARNING: File D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim referenced on D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v at line 502 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.602 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.602 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.602 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.918 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.918 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1280.918 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_awvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_wvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_bready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_arvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_rready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/state}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/next_state}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_START_DATA_VALUE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_AXI_ADDR_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/IDLE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/WRITE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/READ}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.391 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.391 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1288.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.270 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.270 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1300.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: tinyriscv_soc_top
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:90]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v:49]
WARNING: [Synth 8-992] ex_jump_flag_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [Synth 8-992] ex_jump_addr_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [Synth 8-992] ex_reg_waddr_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [Synth 8-992] ex_reg_wdata_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [Synth 8-992] is_load_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [Synth 8-992] mem_reg_we_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [Synth 8-992] mem_reg_waddr_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [Synth 8-992] mem_reg_wdata_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [Synth 8-992] mem_hold_flag_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [Synth 8-992] wb_reg_wdata_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [Synth 8-992] wb_reg_we_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [Synth 8-992] wb_reg_waddr_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [Synth 8-992] wb_csr_wdata_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [Synth 8-992] wb_csr_we_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [Synth 8-992] wb_csr_waddr_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [Synth 8-992] wb_jump_flag_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [Synth 8-6901] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [Synth 8-6901] identifier 'mem_mem_waddr_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [Synth 8-6901] identifier 'mem_mem_raddr_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [Synth 8-6901] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [Synth 8-6901] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [Synth 8-6901] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
WARNING: [Synth 8-992] axil_hold_flag_o is already implicitly declared earlier [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [Synth 8-6901] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [Synth 8-6901] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [Synth 8-6901] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [Synth 8-6901] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [Synth 8-6901] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [Synth 8-6901] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [Synth 8-6901] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [Synth 8-6901] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.617 ; gain = 266.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v:52]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (2#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:21]
WARNING: [Synth 8-7071] port 'hold_flag_ex_i' of module 'ctrl' is unconnected for instance 'u_ctrl' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [Synth 8-7023] instance 'u_ctrl' of module 'ctrl' has 13 connections declared, but only 12 given [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
INFO: [Synth 8-6157] synthesizing module 'regs' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v:20]
INFO: [Synth 8-6085] Hierarchical reference on 'regs' stops possible memory inference [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v:52]
INFO: [Synth 8-6155] done synthesizing module 'regs' (3#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (4#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (5#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized0' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized0' (5#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (6#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v:20]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v:21]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v:102]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v:121]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v:138]
INFO: [Synth 8-6155] done synthesizing module 'id' (7#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v:21]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized1' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized1' (7#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized2' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized2' (7#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (8#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:20]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:1]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:264]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:302]
INFO: [Synth 8-6155] done synthesizing module 'ex' (9#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (5) of module 'gen_pipe_dff__parameterized1' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff__parameterized3' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff__parameterized3' (9#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (10#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:1]
WARNING: [Synth 8-7071] port 'inst_addr_i' of module 'ex_mem' is unconnected for instance 'u_ex_mem' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [Synth 8-7023] instance 'u_ex_mem' of module 'ex_mem' has 48 connections declared, but only 47 given [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (12#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:1]
WARNING: [Synth 8-7071] port 'mem_req_i' of module 'mem_wb' is unconnected for instance 'u_mem_wb' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
WARNING: [Synth 8-7023] instance 'u_mem_wb' of module 'mem_wb' has 51 connections declared, but only 50 given [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
INFO: [Synth 8-6157] synthesizing module 'wb' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wb' (13#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'csr_waddr_o' does not match port width (32) of module 'wb' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v:87]
INFO: [Synth 8-6155] done synthesizing module 'div' (14#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v:22]
INFO: [Synth 8-6157] synthesizing module 'clint' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clint' (15#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv' (16#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:20]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rom' (17#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v:20]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ram' (18#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v:79]
INFO: [Synth 8-6155] done synthesizing module 'timer' (19#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v:307]
INFO: [Synth 8-6155] done synthesizing module 'uart' (20#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v:19]
INFO: [Synth 8-6157] synthesizing module 'spi' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v:140]
INFO: [Synth 8-6155] done synthesizing module 'spi' (21#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v:19]
INFO: [Synth 8-6157] synthesizing module 'rib' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v:21]
INFO: [Synth 8-226] default block is never used [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v:167]
INFO: [Synth 8-6155] done synthesizing module 'rib' (22#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_debug' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:236]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:306]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:324]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:404]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:423]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug' (23#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v:44]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v:20]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:23]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:162]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:115]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (24#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:23]
	Parameter DW bound to: 40 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (25#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (26#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:27]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:204]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:161]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (27#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:27]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (28#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'axil' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v:3]
	Parameter C_M_START_DATA_VALUE bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axil' (29#1) [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v:3]
ERROR: [Synth 8-7136] In the module 'S_AXIL' declared at 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v:4', parameter 'C_M_AXI_ADDR_WIDTH' used as named parameter override, does not exist [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
ERROR: [Synth 8-6156] failed synthesizing module 'tinyriscv_soc_top' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.211 ; gain = 443.199
---------------------------------------------------------------------------------
RTL Elaboration failed
100 Infos, 76 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.211 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:171]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:172]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:188]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:225]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 154 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:313]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:314]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 226 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:452]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:453]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:472]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:473]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:606]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:607]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 188 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 225 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:132]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:312]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 312 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2057.211 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.211 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2057.211 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:642]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:152]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:398]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:553]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2057.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
ERROR: [VRFC 10-4982] syntax error near '=' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:63]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:66]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:66]
ERROR: [VRFC 10-2865] module 'ctrl' ignored due to previous errors [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1

launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:63]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:63]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v:66]
[Mon Apr 21 18:03:47 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:158]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:174]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:175]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:192]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:193]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:227]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:233]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:234]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 156 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:318]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:319]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:454]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 233 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:455]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 234 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:474]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 158 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:475]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 175 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 174 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 193 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:612]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 192 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 227 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:615]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:171]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2057.211 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:644]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:153]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:400]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:555]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2057.211 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2057.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:155]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:158]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:173]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:174]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:175]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:190]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:192]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:193]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:227]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:230]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:233]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:234]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 155 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:315]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 156 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 230 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:318]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:319]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:454]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 233 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:455]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 234 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:474]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 158 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:475]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 175 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:608]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 173 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 174 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 193 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 190 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:612]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 192 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 227 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:615]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:133]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:171]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:317]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:391]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:396]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:397]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.211 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_ADDR_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:479]
WARNING: [VRFC 10-2861] module 'S_AXIL' does not have a parameter named C_M_AXI_DATA_WIDTH [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:644]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:477]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:153]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:400]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:555]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.211 ; gain = 0.000
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2057.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 19:14:40 2025...
