#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc70770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc70900 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc632d0 .functor NOT 1, L_0xcbe530, C4<0>, C4<0>, C4<0>;
L_0xcbe310 .functor XOR 2, L_0xcbe1b0, L_0xcbe270, C4<00>, C4<00>;
L_0xcbe420 .functor XOR 2, L_0xcbe310, L_0xcbe380, C4<00>, C4<00>;
v0xcb9e10_0 .net *"_ivl_10", 1 0, L_0xcbe380;  1 drivers
v0xcb9f10_0 .net *"_ivl_12", 1 0, L_0xcbe420;  1 drivers
v0xcb9ff0_0 .net *"_ivl_2", 1 0, L_0xcbd180;  1 drivers
v0xcba0b0_0 .net *"_ivl_4", 1 0, L_0xcbe1b0;  1 drivers
v0xcba190_0 .net *"_ivl_6", 1 0, L_0xcbe270;  1 drivers
v0xcba2c0_0 .net *"_ivl_8", 1 0, L_0xcbe310;  1 drivers
v0xcba3a0_0 .net "a", 0 0, v0xcb6f40_0;  1 drivers
v0xcba440_0 .net "b", 0 0, v0xcb6fe0_0;  1 drivers
v0xcba4e0_0 .net "c", 0 0, v0xcb7080_0;  1 drivers
v0xcba580_0 .var "clk", 0 0;
v0xcba620_0 .net "d", 0 0, v0xcb71c0_0;  1 drivers
v0xcba6c0_0 .net "out_pos_dut", 0 0, L_0xcbe030;  1 drivers
v0xcba760_0 .net "out_pos_ref", 0 0, L_0xcbbc90;  1 drivers
v0xcba800_0 .net "out_sop_dut", 0 0, L_0xcbcd20;  1 drivers
v0xcba8a0_0 .net "out_sop_ref", 0 0, L_0xc916f0;  1 drivers
v0xcba940_0 .var/2u "stats1", 223 0;
v0xcba9e0_0 .var/2u "strobe", 0 0;
v0xcbaa80_0 .net "tb_match", 0 0, L_0xcbe530;  1 drivers
v0xcbab50_0 .net "tb_mismatch", 0 0, L_0xc632d0;  1 drivers
v0xcbabf0_0 .net "wavedrom_enable", 0 0, v0xcb7490_0;  1 drivers
v0xcbacc0_0 .net "wavedrom_title", 511 0, v0xcb7530_0;  1 drivers
L_0xcbd180 .concat [ 1 1 0 0], L_0xcbbc90, L_0xc916f0;
L_0xcbe1b0 .concat [ 1 1 0 0], L_0xcbbc90, L_0xc916f0;
L_0xcbe270 .concat [ 1 1 0 0], L_0xcbe030, L_0xcbcd20;
L_0xcbe380 .concat [ 1 1 0 0], L_0xcbbc90, L_0xc916f0;
L_0xcbe530 .cmp/eeq 2, L_0xcbd180, L_0xcbe420;
S_0xc70a90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc70900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc636b0 .functor AND 1, v0xcb7080_0, v0xcb71c0_0, C4<1>, C4<1>;
L_0xc63a90 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xc63e70 .functor NOT 1, v0xcb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0xc640f0 .functor AND 1, L_0xc63a90, L_0xc63e70, C4<1>, C4<1>;
L_0xc7b390 .functor AND 1, L_0xc640f0, v0xcb7080_0, C4<1>, C4<1>;
L_0xc916f0 .functor OR 1, L_0xc636b0, L_0xc7b390, C4<0>, C4<0>;
L_0xcbb110 .functor NOT 1, v0xcb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0xcbb180 .functor OR 1, L_0xcbb110, v0xcb71c0_0, C4<0>, C4<0>;
L_0xcbb290 .functor AND 1, v0xcb7080_0, L_0xcbb180, C4<1>, C4<1>;
L_0xcbb350 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xcbb420 .functor OR 1, L_0xcbb350, v0xcb6fe0_0, C4<0>, C4<0>;
L_0xcbb490 .functor AND 1, L_0xcbb290, L_0xcbb420, C4<1>, C4<1>;
L_0xcbb610 .functor NOT 1, v0xcb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0xcbb680 .functor OR 1, L_0xcbb610, v0xcb71c0_0, C4<0>, C4<0>;
L_0xcbb5a0 .functor AND 1, v0xcb7080_0, L_0xcbb680, C4<1>, C4<1>;
L_0xcbb810 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xcbb910 .functor OR 1, L_0xcbb810, v0xcb71c0_0, C4<0>, C4<0>;
L_0xcbb9d0 .functor AND 1, L_0xcbb5a0, L_0xcbb910, C4<1>, C4<1>;
L_0xcbbb80 .functor XNOR 1, L_0xcbb490, L_0xcbb9d0, C4<0>, C4<0>;
v0xc62c00_0 .net *"_ivl_0", 0 0, L_0xc636b0;  1 drivers
v0xc63000_0 .net *"_ivl_12", 0 0, L_0xcbb110;  1 drivers
v0xc633e0_0 .net *"_ivl_14", 0 0, L_0xcbb180;  1 drivers
v0xc637c0_0 .net *"_ivl_16", 0 0, L_0xcbb290;  1 drivers
v0xc63ba0_0 .net *"_ivl_18", 0 0, L_0xcbb350;  1 drivers
v0xc63f80_0 .net *"_ivl_2", 0 0, L_0xc63a90;  1 drivers
v0xc64200_0 .net *"_ivl_20", 0 0, L_0xcbb420;  1 drivers
v0xcb54b0_0 .net *"_ivl_24", 0 0, L_0xcbb610;  1 drivers
v0xcb5590_0 .net *"_ivl_26", 0 0, L_0xcbb680;  1 drivers
v0xcb5670_0 .net *"_ivl_28", 0 0, L_0xcbb5a0;  1 drivers
v0xcb5750_0 .net *"_ivl_30", 0 0, L_0xcbb810;  1 drivers
v0xcb5830_0 .net *"_ivl_32", 0 0, L_0xcbb910;  1 drivers
v0xcb5910_0 .net *"_ivl_36", 0 0, L_0xcbbb80;  1 drivers
L_0x7f5defcca018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xcb59d0_0 .net *"_ivl_38", 0 0, L_0x7f5defcca018;  1 drivers
v0xcb5ab0_0 .net *"_ivl_4", 0 0, L_0xc63e70;  1 drivers
v0xcb5b90_0 .net *"_ivl_6", 0 0, L_0xc640f0;  1 drivers
v0xcb5c70_0 .net *"_ivl_8", 0 0, L_0xc7b390;  1 drivers
v0xcb5d50_0 .net "a", 0 0, v0xcb6f40_0;  alias, 1 drivers
v0xcb5e10_0 .net "b", 0 0, v0xcb6fe0_0;  alias, 1 drivers
v0xcb5ed0_0 .net "c", 0 0, v0xcb7080_0;  alias, 1 drivers
v0xcb5f90_0 .net "d", 0 0, v0xcb71c0_0;  alias, 1 drivers
v0xcb6050_0 .net "out_pos", 0 0, L_0xcbbc90;  alias, 1 drivers
v0xcb6110_0 .net "out_sop", 0 0, L_0xc916f0;  alias, 1 drivers
v0xcb61d0_0 .net "pos0", 0 0, L_0xcbb490;  1 drivers
v0xcb6290_0 .net "pos1", 0 0, L_0xcbb9d0;  1 drivers
L_0xcbbc90 .functor MUXZ 1, L_0x7f5defcca018, L_0xcbb490, L_0xcbbb80, C4<>;
S_0xcb6410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc70900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xcb6f40_0 .var "a", 0 0;
v0xcb6fe0_0 .var "b", 0 0;
v0xcb7080_0 .var "c", 0 0;
v0xcb7120_0 .net "clk", 0 0, v0xcba580_0;  1 drivers
v0xcb71c0_0 .var "d", 0 0;
v0xcb72b0_0 .var/2u "fail", 0 0;
v0xcb7350_0 .var/2u "fail1", 0 0;
v0xcb73f0_0 .net "tb_match", 0 0, L_0xcbe530;  alias, 1 drivers
v0xcb7490_0 .var "wavedrom_enable", 0 0;
v0xcb7530_0 .var "wavedrom_title", 511 0;
E_0xc6f0e0/0 .event negedge, v0xcb7120_0;
E_0xc6f0e0/1 .event posedge, v0xcb7120_0;
E_0xc6f0e0 .event/or E_0xc6f0e0/0, E_0xc6f0e0/1;
S_0xcb6740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xcb6410;
 .timescale -12 -12;
v0xcb6980_0 .var/2s "i", 31 0;
E_0xc6ef80 .event posedge, v0xcb7120_0;
S_0xcb6a80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xcb6410;
 .timescale -12 -12;
v0xcb6c80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcb6d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xcb6410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcb7710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc70900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcbbe40 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xcbbed0 .functor NOT 1, v0xcb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0xcbc070 .functor AND 1, L_0xcbbe40, L_0xcbbed0, C4<1>, C4<1>;
L_0xcbc180 .functor AND 1, L_0xcbc070, v0xcb7080_0, C4<1>, C4<1>;
L_0xcbc380 .functor AND 1, L_0xcbc180, v0xcb71c0_0, C4<1>, C4<1>;
L_0xcbc550 .functor AND 1, v0xcb6f40_0, v0xcb6fe0_0, C4<1>, C4<1>;
L_0xcbc710 .functor AND 1, L_0xcbc550, v0xcb7080_0, C4<1>, C4<1>;
L_0xcbc7d0 .functor AND 1, L_0xcbc710, v0xcb71c0_0, C4<1>, C4<1>;
L_0xcbc8e0 .functor OR 1, L_0xcbc380, L_0xcbc7d0, C4<0>, C4<0>;
L_0xcbc9f0 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xcbcac0 .functor AND 1, L_0xcbc9f0, v0xcb6fe0_0, C4<1>, C4<1>;
L_0xcbcb30 .functor AND 1, L_0xcbcac0, v0xcb7080_0, C4<1>, C4<1>;
L_0xcbcc60 .functor AND 1, L_0xcbcb30, v0xcb71c0_0, C4<1>, C4<1>;
L_0xcbcd20 .functor OR 1, L_0xcbc8e0, L_0xcbcc60, C4<0>, C4<0>;
L_0xcbcbf0 .functor OR 1, v0xcb6f40_0, v0xcb6fe0_0, C4<0>, C4<0>;
L_0xcbcf00 .functor NOT 1, v0xcb7080_0, C4<0>, C4<0>, C4<0>;
L_0xcbd000 .functor OR 1, L_0xcbcbf0, L_0xcbcf00, C4<0>, C4<0>;
L_0xcbd110 .functor NOT 1, v0xcb71c0_0, C4<0>, C4<0>, C4<0>;
L_0xcbd220 .functor OR 1, L_0xcbd000, L_0xcbd110, C4<0>, C4<0>;
L_0xcbd330 .functor NOT 1, v0xcb6fe0_0, C4<0>, C4<0>, C4<0>;
L_0xcbd450 .functor OR 1, v0xcb6f40_0, L_0xcbd330, C4<0>, C4<0>;
L_0xcbd510 .functor NOT 1, v0xcb7080_0, C4<0>, C4<0>, C4<0>;
L_0xcbd640 .functor OR 1, L_0xcbd450, L_0xcbd510, C4<0>, C4<0>;
L_0xcbd750 .functor OR 1, L_0xcbd640, v0xcb71c0_0, C4<0>, C4<0>;
L_0xcbd8e0 .functor AND 1, L_0xcbd220, L_0xcbd750, C4<1>, C4<1>;
L_0xcbd9f0 .functor NOT 1, v0xcb6f40_0, C4<0>, C4<0>, C4<0>;
L_0xcbdb40 .functor OR 1, L_0xcbd9f0, v0xcb6fe0_0, C4<0>, C4<0>;
L_0xcbdc00 .functor OR 1, L_0xcbdb40, v0xcb7080_0, C4<0>, C4<0>;
L_0xcbddb0 .functor NOT 1, v0xcb71c0_0, C4<0>, C4<0>, C4<0>;
L_0xcbde20 .functor OR 1, L_0xcbdc00, L_0xcbddb0, C4<0>, C4<0>;
L_0xcbe030 .functor AND 1, L_0xcbd8e0, L_0xcbde20, C4<1>, C4<1>;
v0xcb78d0_0 .net *"_ivl_0", 0 0, L_0xcbbe40;  1 drivers
v0xcb79b0_0 .net *"_ivl_10", 0 0, L_0xcbc550;  1 drivers
v0xcb7a90_0 .net *"_ivl_12", 0 0, L_0xcbc710;  1 drivers
v0xcb7b80_0 .net *"_ivl_14", 0 0, L_0xcbc7d0;  1 drivers
v0xcb7c60_0 .net *"_ivl_16", 0 0, L_0xcbc8e0;  1 drivers
v0xcb7d90_0 .net *"_ivl_18", 0 0, L_0xcbc9f0;  1 drivers
v0xcb7e70_0 .net *"_ivl_2", 0 0, L_0xcbbed0;  1 drivers
v0xcb7f50_0 .net *"_ivl_20", 0 0, L_0xcbcac0;  1 drivers
v0xcb8030_0 .net *"_ivl_22", 0 0, L_0xcbcb30;  1 drivers
v0xcb81a0_0 .net *"_ivl_24", 0 0, L_0xcbcc60;  1 drivers
v0xcb8280_0 .net *"_ivl_28", 0 0, L_0xcbcbf0;  1 drivers
v0xcb8360_0 .net *"_ivl_30", 0 0, L_0xcbcf00;  1 drivers
v0xcb8440_0 .net *"_ivl_32", 0 0, L_0xcbd000;  1 drivers
v0xcb8520_0 .net *"_ivl_34", 0 0, L_0xcbd110;  1 drivers
v0xcb8600_0 .net *"_ivl_36", 0 0, L_0xcbd220;  1 drivers
v0xcb86e0_0 .net *"_ivl_38", 0 0, L_0xcbd330;  1 drivers
v0xcb87c0_0 .net *"_ivl_4", 0 0, L_0xcbc070;  1 drivers
v0xcb89b0_0 .net *"_ivl_40", 0 0, L_0xcbd450;  1 drivers
v0xcb8a90_0 .net *"_ivl_42", 0 0, L_0xcbd510;  1 drivers
v0xcb8b70_0 .net *"_ivl_44", 0 0, L_0xcbd640;  1 drivers
v0xcb8c50_0 .net *"_ivl_46", 0 0, L_0xcbd750;  1 drivers
v0xcb8d30_0 .net *"_ivl_48", 0 0, L_0xcbd8e0;  1 drivers
v0xcb8e10_0 .net *"_ivl_50", 0 0, L_0xcbd9f0;  1 drivers
v0xcb8ef0_0 .net *"_ivl_52", 0 0, L_0xcbdb40;  1 drivers
v0xcb8fd0_0 .net *"_ivl_54", 0 0, L_0xcbdc00;  1 drivers
v0xcb90b0_0 .net *"_ivl_56", 0 0, L_0xcbddb0;  1 drivers
v0xcb9190_0 .net *"_ivl_58", 0 0, L_0xcbde20;  1 drivers
v0xcb9270_0 .net *"_ivl_6", 0 0, L_0xcbc180;  1 drivers
v0xcb9350_0 .net *"_ivl_8", 0 0, L_0xcbc380;  1 drivers
v0xcb9430_0 .net "a", 0 0, v0xcb6f40_0;  alias, 1 drivers
v0xcb94d0_0 .net "b", 0 0, v0xcb6fe0_0;  alias, 1 drivers
v0xcb95c0_0 .net "c", 0 0, v0xcb7080_0;  alias, 1 drivers
v0xcb96b0_0 .net "d", 0 0, v0xcb71c0_0;  alias, 1 drivers
v0xcb99b0_0 .net "out_pos", 0 0, L_0xcbe030;  alias, 1 drivers
v0xcb9a70_0 .net "out_sop", 0 0, L_0xcbcd20;  alias, 1 drivers
S_0xcb9bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc70900;
 .timescale -12 -12;
E_0xc589f0 .event anyedge, v0xcba9e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcba9e0_0;
    %nor/r;
    %assign/vec4 v0xcba9e0_0, 0;
    %wait E_0xc589f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcb6410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcb72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcb7350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xcb6410;
T_4 ;
    %wait E_0xc6f0e0;
    %load/vec4 v0xcb73f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcb72b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xcb6410;
T_5 ;
    %wait E_0xc6ef80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %wait E_0xc6ef80;
    %load/vec4 v0xcb72b0_0;
    %store/vec4 v0xcb7350_0, 0, 1;
    %fork t_1, S_0xcb6740;
    %jmp t_0;
    .scope S_0xcb6740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcb6980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xcb6980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xc6ef80;
    %load/vec4 v0xcb6980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcb6980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xcb6980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xcb6410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc6f0e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcb71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcb6fe0_0, 0;
    %assign/vec4 v0xcb6f40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xcb72b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xcb7350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc70900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcba580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcba9e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc70900;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xcba580_0;
    %inv;
    %store/vec4 v0xcba580_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc70900;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcb7120_0, v0xcbab50_0, v0xcba3a0_0, v0xcba440_0, v0xcba4e0_0, v0xcba620_0, v0xcba8a0_0, v0xcba800_0, v0xcba760_0, v0xcba6c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc70900;
T_9 ;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcba940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc70900;
T_10 ;
    %wait E_0xc6f0e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcba940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
    %load/vec4 v0xcbaa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcba940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xcba8a0_0;
    %load/vec4 v0xcba8a0_0;
    %load/vec4 v0xcba800_0;
    %xor;
    %load/vec4 v0xcba8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xcba760_0;
    %load/vec4 v0xcba760_0;
    %load/vec4 v0xcba6c0_0;
    %xor;
    %load/vec4 v0xcba760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xcba940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcba940_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response28/top_module.sv";
