// Seed: 2250510456
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9, id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_12 = 32'd33
) (
    output uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10
    , id_14 = (1),
    input uwire id_11[1 : -1  -  id_12],
    input tri _id_12
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_4,
      id_9,
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
