verilog=iverilog

[target::top.fpga]
type=object
vflags=-tfpga
sources=top.v

[target::top.vhdl]
type=object
vflags=-tvhdl
sources=top.v

[target::top.vvp]
type=object
sources=top.v

[target::s p a c e.fpga]
type=object
vflags=-tfpga
sources=s p a c e.v
