// Seed: 1021810330
`default_nettype id_1
module module_0;
  type_7 id_1 (
      {id_2[1]{id_3}},
      id_2
  );
  assign #1 id_2 = (id_3);
  logic id_4;
  assign id_3 = 1;
  logic id_5, id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd72
);
  reg id_1;
  assign id_1[1] = 1;
  always @(1 - 1 * 1) id_1 = id_1;
  logic _id_2, id_3;
  always
    if (id_2) begin
      id_1[id_2] <= -1;
    end else SystemTFIdentifier(1'b0, id_3, 1, id_3 & 1);
endmodule
