#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_0000000001087520 .scope module, "eight_bit_as_top" "eight_bit_as_top" 2 1;
 .timescale 0 0;
v00000000011020f0_0 .var "A", 7 0;
v0000000001102190_0 .var "B", 7 0;
v0000000001102230_0 .net "Carry", 0 0, L_0000000001108230;  1 drivers
v0000000001102910_0 .var "Opcode", 0 0;
v00000000011022d0_0 .net "Overflow", 0 0, L_00000000011081c0;  1 drivers
v0000000001102370_0 .net "Sum", 7 0, L_00000000011061f0;  1 drivers
v0000000001102410_0 .var "alpha", 7 0;
E_00000000010a48b0 .event edge, v00000000011013d0_0, v00000000011010b0_0, v0000000001102050_0;
S_00000000010876b0 .scope module, "AS" "eight_bit_as" 2 13, 3 1 0, S_0000000001087520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
L_00000000011081c0 .functor XOR 1, L_0000000001108230, L_0000000001107050, C4<0>, C4<0>;
v0000000001102730_0 .net *"_ivl_79", 0 0, L_0000000001107050;  1 drivers
v0000000001102af0_0 .net "carry_out", 0 0, L_0000000001108230;  alias, 1 drivers
v0000000001101290_0 .net "intermediate_carry", 6 0, L_00000000011070f0;  1 drivers
v0000000001101330_0 .net "opcode", 0 0, v0000000001102910_0;  1 drivers
v00000000011013d0_0 .net "overflow", 0 0, L_00000000011081c0;  alias, 1 drivers
v0000000001102050_0 .net "sum", 7 0, L_00000000011061f0;  alias, 1 drivers
v0000000001101ab0_0 .net "x", 7 0, v00000000011020f0_0;  1 drivers
v00000000011018d0_0 .net "y", 7 0, v0000000001102190_0;  1 drivers
L_0000000001102550 .part v00000000011020f0_0, 0, 1;
L_00000000011029b0 .part v0000000001102190_0, 0, 1;
L_0000000001105f70 .part v00000000011020f0_0, 1, 1;
L_0000000001106e70 .part v0000000001102190_0, 1, 1;
L_0000000001105750 .part L_00000000011070f0, 0, 1;
L_0000000001105b10 .part v00000000011020f0_0, 2, 1;
L_0000000001106b50 .part v0000000001102190_0, 2, 1;
L_0000000001105bb0 .part L_00000000011070f0, 1, 1;
L_0000000001106d30 .part v00000000011020f0_0, 3, 1;
L_0000000001105cf0 .part v0000000001102190_0, 3, 1;
L_0000000001106bf0 .part L_00000000011070f0, 2, 1;
L_0000000001106a10 .part v00000000011020f0_0, 4, 1;
L_0000000001105d90 .part v0000000001102190_0, 4, 1;
L_0000000001106f10 .part L_00000000011070f0, 3, 1;
L_0000000001106510 .part v00000000011020f0_0, 5, 1;
L_0000000001106fb0 .part v0000000001102190_0, 5, 1;
L_0000000001106790 .part L_00000000011070f0, 4, 1;
L_00000000011060b0 .part v00000000011020f0_0, 6, 1;
L_0000000001106150 .part v0000000001102190_0, 6, 1;
L_0000000001107370 .part L_00000000011070f0, 5, 1;
LS_00000000011070f0_0_0 .concat8 [ 1 1 1 1], L_000000000109e290, L_0000000001104e90, L_0000000001105360, L_0000000001105050;
LS_00000000011070f0_0_4 .concat8 [ 1 1 1 0], L_0000000001104a30, L_0000000001108070, L_0000000001107c80;
L_00000000011070f0 .concat8 [ 4 3 0 0], LS_00000000011070f0_0_0, LS_00000000011070f0_0_4;
L_0000000001105c50 .part v00000000011020f0_0, 7, 1;
L_0000000001106dd0 .part v0000000001102190_0, 7, 1;
L_0000000001107410 .part L_00000000011070f0, 6, 1;
LS_00000000011061f0_0_0 .concat8 [ 1 1 1 1], L_000000000109e220, L_000000000109e3e0, L_0000000001104bf0, L_00000000011046b0;
LS_00000000011061f0_0_4 .concat8 [ 1 1 1 1], L_00000000011048e0, L_00000000011076d0, L_0000000001108310, L_00000000011080e0;
L_00000000011061f0 .concat8 [ 4 4 0 0], LS_00000000011061f0_0_0, LS_00000000011061f0_0_4;
L_0000000001107050 .part L_00000000011070f0, 6, 1;
S_0000000001081580 .scope module, "FA0" "one_bit_as" 3 16, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_000000000109e370 .functor XOR 1, v0000000001102910_0, L_00000000011029b0, C4<0>, C4<0>;
L_000000000109e840 .functor XOR 1, L_0000000001102550, L_000000000109e370, C4<0>, C4<0>;
L_000000000109e220 .functor XOR 1, L_000000000109e840, v0000000001102910_0, C4<0>, C4<0>;
L_000000000109e530 .functor XOR 1, v0000000001102910_0, L_00000000011029b0, C4<0>, C4<0>;
L_000000000109df10 .functor AND 1, L_0000000001102550, L_000000000109e530, C4<1>, C4<1>;
L_000000000109df80 .functor XOR 1, v0000000001102910_0, L_00000000011029b0, C4<0>, C4<0>;
L_000000000109e6f0 .functor AND 1, L_000000000109df80, v0000000001102910_0, C4<1>, C4<1>;
L_000000000109e450 .functor OR 1, L_000000000109df10, L_000000000109e6f0, C4<0>, C4<0>;
L_000000000109e060 .functor AND 1, L_0000000001102550, v0000000001102910_0, C4<1>, C4<1>;
L_000000000109e290 .functor OR 1, L_000000000109e450, L_000000000109e060, C4<0>, C4<0>;
v00000000010970d0_0 .net *"_ivl_0", 0 0, L_000000000109e370;  1 drivers
v0000000001097df0_0 .net *"_ivl_10", 0 0, L_000000000109df80;  1 drivers
v0000000001097170_0 .net *"_ivl_12", 0 0, L_000000000109e6f0;  1 drivers
v00000000010961d0_0 .net *"_ivl_14", 0 0, L_000000000109e450;  1 drivers
v0000000001097e90_0 .net *"_ivl_16", 0 0, L_000000000109e060;  1 drivers
v00000000010975d0_0 .net *"_ivl_2", 0 0, L_000000000109e840;  1 drivers
v0000000001096090_0 .net *"_ivl_6", 0 0, L_000000000109e530;  1 drivers
v0000000001097530_0 .net *"_ivl_8", 0 0, L_000000000109df10;  1 drivers
v0000000001097670_0 .net "a", 0 0, L_0000000001102550;  1 drivers
v0000000001097710_0 .net "b", 0 0, L_00000000011029b0;  1 drivers
v0000000001097850_0 .net "cin", 0 0, v0000000001102910_0;  alias, 1 drivers
v00000000010978f0_0 .net "cout", 0 0, L_000000000109e290;  1 drivers
v00000000010963b0_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v0000000001096270_0 .net "sum", 0 0, L_000000000109e220;  1 drivers
S_0000000001081710 .scope module, "FA1" "one_bit_as" 3 17, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_000000000109e300 .functor XOR 1, v0000000001102910_0, L_0000000001106e70, C4<0>, C4<0>;
L_000000000109e8b0 .functor XOR 1, L_0000000001105f70, L_000000000109e300, C4<0>, C4<0>;
L_000000000109e3e0 .functor XOR 1, L_000000000109e8b0, L_0000000001105750, C4<0>, C4<0>;
L_000000000109e680 .functor XOR 1, v0000000001102910_0, L_0000000001106e70, C4<0>, C4<0>;
L_000000000109e760 .functor AND 1, L_0000000001105f70, L_000000000109e680, C4<1>, C4<1>;
L_0000000001104800 .functor XOR 1, v0000000001102910_0, L_0000000001106e70, C4<0>, C4<0>;
L_0000000001104e20 .functor AND 1, L_0000000001104800, L_0000000001105750, C4<1>, C4<1>;
L_0000000001104b80 .functor OR 1, L_000000000109e760, L_0000000001104e20, C4<0>, C4<0>;
L_0000000001104db0 .functor AND 1, L_0000000001105f70, L_0000000001105750, C4<1>, C4<1>;
L_0000000001104e90 .functor OR 1, L_0000000001104b80, L_0000000001104db0, C4<0>, C4<0>;
v0000000001096130_0 .net *"_ivl_0", 0 0, L_000000000109e300;  1 drivers
v0000000001096310_0 .net *"_ivl_10", 0 0, L_0000000001104800;  1 drivers
v0000000001096450_0 .net *"_ivl_12", 0 0, L_0000000001104e20;  1 drivers
v00000000010964f0_0 .net *"_ivl_14", 0 0, L_0000000001104b80;  1 drivers
v0000000001096630_0 .net *"_ivl_16", 0 0, L_0000000001104db0;  1 drivers
v000000000108e570_0 .net *"_ivl_2", 0 0, L_000000000109e8b0;  1 drivers
v000000000108ebb0_0 .net *"_ivl_6", 0 0, L_000000000109e680;  1 drivers
v000000000108e110_0 .net *"_ivl_8", 0 0, L_000000000109e760;  1 drivers
v000000000108d670_0 .net "a", 0 0, L_0000000001105f70;  1 drivers
v000000000108e610_0 .net "b", 0 0, L_0000000001106e70;  1 drivers
v000000000108ecf0_0 .net "cin", 0 0, L_0000000001105750;  1 drivers
v000000000108eed0_0 .net "cout", 0 0, L_0000000001104e90;  1 drivers
v000000000106e470_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v000000000106e5b0_0 .net "sum", 0 0, L_000000000109e3e0;  1 drivers
S_00000000010818a0 .scope module, "FA2" "one_bit_as" 3 18, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001104640 .functor XOR 1, v0000000001102910_0, L_0000000001106b50, C4<0>, C4<0>;
L_0000000001104790 .functor XOR 1, L_0000000001105b10, L_0000000001104640, C4<0>, C4<0>;
L_0000000001104bf0 .functor XOR 1, L_0000000001104790, L_0000000001105bb0, C4<0>, C4<0>;
L_0000000001104b10 .functor XOR 1, v0000000001102910_0, L_0000000001106b50, C4<0>, C4<0>;
L_0000000001104f00 .functor AND 1, L_0000000001105b10, L_0000000001104b10, C4<1>, C4<1>;
L_0000000001104aa0 .functor XOR 1, v0000000001102910_0, L_0000000001106b50, C4<0>, C4<0>;
L_0000000001104cd0 .functor AND 1, L_0000000001104aa0, L_0000000001105bb0, C4<1>, C4<1>;
L_0000000001105280 .functor OR 1, L_0000000001104f00, L_0000000001104cd0, C4<0>, C4<0>;
L_0000000001104d40 .functor AND 1, L_0000000001105b10, L_0000000001105bb0, C4<1>, C4<1>;
L_0000000001105360 .functor OR 1, L_0000000001105280, L_0000000001104d40, C4<0>, C4<0>;
v000000000106ed30_0 .net *"_ivl_0", 0 0, L_0000000001104640;  1 drivers
v00000000011004a0_0 .net *"_ivl_10", 0 0, L_0000000001104aa0;  1 drivers
v0000000001100180_0 .net *"_ivl_12", 0 0, L_0000000001104cd0;  1 drivers
v00000000010ffb40_0 .net *"_ivl_14", 0 0, L_0000000001105280;  1 drivers
v00000000010ffbe0_0 .net *"_ivl_16", 0 0, L_0000000001104d40;  1 drivers
v0000000001100b80_0 .net *"_ivl_2", 0 0, L_0000000001104790;  1 drivers
v0000000001100c20_0 .net *"_ivl_6", 0 0, L_0000000001104b10;  1 drivers
v00000000010ffc80_0 .net *"_ivl_8", 0 0, L_0000000001104f00;  1 drivers
v0000000001100860_0 .net "a", 0 0, L_0000000001105b10;  1 drivers
v00000000010ff1e0_0 .net "b", 0 0, L_0000000001106b50;  1 drivers
v00000000010ffaa0_0 .net "cin", 0 0, L_0000000001105bb0;  1 drivers
v00000000010ffd20_0 .net "cout", 0 0, L_0000000001105360;  1 drivers
v0000000001100d60_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v00000000011007c0_0 .net "sum", 0 0, L_0000000001104bf0;  1 drivers
S_0000000000921680 .scope module, "FA3" "one_bit_as" 3 19, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000011051a0 .functor XOR 1, v0000000001102910_0, L_0000000001105cf0, C4<0>, C4<0>;
L_00000000011045d0 .functor XOR 1, L_0000000001106d30, L_00000000011051a0, C4<0>, C4<0>;
L_00000000011046b0 .functor XOR 1, L_00000000011045d0, L_0000000001106bf0, C4<0>, C4<0>;
L_0000000001104c60 .functor XOR 1, v0000000001102910_0, L_0000000001105cf0, C4<0>, C4<0>;
L_0000000001104f70 .functor AND 1, L_0000000001106d30, L_0000000001104c60, C4<1>, C4<1>;
L_0000000001104fe0 .functor XOR 1, v0000000001102910_0, L_0000000001105cf0, C4<0>, C4<0>;
L_0000000001104560 .functor AND 1, L_0000000001104fe0, L_0000000001106bf0, C4<1>, C4<1>;
L_00000000011052f0 .functor OR 1, L_0000000001104f70, L_0000000001104560, C4<0>, C4<0>;
L_0000000001104720 .functor AND 1, L_0000000001106d30, L_0000000001106bf0, C4<1>, C4<1>;
L_0000000001105050 .functor OR 1, L_00000000011052f0, L_0000000001104720, C4<0>, C4<0>;
v00000000010ffa00_0 .net *"_ivl_0", 0 0, L_00000000011051a0;  1 drivers
v0000000001100cc0_0 .net *"_ivl_10", 0 0, L_0000000001104fe0;  1 drivers
v00000000010ffdc0_0 .net *"_ivl_12", 0 0, L_0000000001104560;  1 drivers
v00000000010ff780_0 .net *"_ivl_14", 0 0, L_00000000011052f0;  1 drivers
v00000000011005e0_0 .net *"_ivl_16", 0 0, L_0000000001104720;  1 drivers
v00000000010ff6e0_0 .net *"_ivl_2", 0 0, L_00000000011045d0;  1 drivers
v0000000001100e00_0 .net *"_ivl_6", 0 0, L_0000000001104c60;  1 drivers
v00000000010ff140_0 .net *"_ivl_8", 0 0, L_0000000001104f70;  1 drivers
v00000000010ff0a0_0 .net "a", 0 0, L_0000000001106d30;  1 drivers
v0000000001100900_0 .net "b", 0 0, L_0000000001105cf0;  1 drivers
v0000000001100040_0 .net "cin", 0 0, L_0000000001106bf0;  1 drivers
v00000000010ff820_0 .net "cout", 0 0, L_0000000001105050;  1 drivers
v0000000001100360_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v00000000011009a0_0 .net "sum", 0 0, L_00000000011046b0;  1 drivers
S_0000000000921810 .scope module, "FA4" "one_bit_as" 3 20, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001105130 .functor XOR 1, v0000000001102910_0, L_0000000001105d90, C4<0>, C4<0>;
L_0000000001104870 .functor XOR 1, L_0000000001106a10, L_0000000001105130, C4<0>, C4<0>;
L_00000000011048e0 .functor XOR 1, L_0000000001104870, L_0000000001106f10, C4<0>, C4<0>;
L_0000000001104950 .functor XOR 1, v0000000001102910_0, L_0000000001105d90, C4<0>, C4<0>;
L_00000000011053d0 .functor AND 1, L_0000000001106a10, L_0000000001104950, C4<1>, C4<1>;
L_00000000011050c0 .functor XOR 1, v0000000001102910_0, L_0000000001105d90, C4<0>, C4<0>;
L_0000000001105210 .functor AND 1, L_00000000011050c0, L_0000000001106f10, C4<1>, C4<1>;
L_0000000001105440 .functor OR 1, L_00000000011053d0, L_0000000001105210, C4<0>, C4<0>;
L_00000000011049c0 .functor AND 1, L_0000000001106a10, L_0000000001106f10, C4<1>, C4<1>;
L_0000000001104a30 .functor OR 1, L_0000000001105440, L_00000000011049c0, C4<0>, C4<0>;
v0000000001100a40_0 .net *"_ivl_0", 0 0, L_0000000001105130;  1 drivers
v00000000010ff280_0 .net *"_ivl_10", 0 0, L_00000000011050c0;  1 drivers
v00000000010ff320_0 .net *"_ivl_12", 0 0, L_0000000001105210;  1 drivers
v0000000001100680_0 .net *"_ivl_14", 0 0, L_0000000001105440;  1 drivers
v00000000010ffe60_0 .net *"_ivl_16", 0 0, L_00000000011049c0;  1 drivers
v0000000001100ea0_0 .net *"_ivl_2", 0 0, L_0000000001104870;  1 drivers
v00000000011002c0_0 .net *"_ivl_6", 0 0, L_0000000001104950;  1 drivers
v00000000010ff640_0 .net *"_ivl_8", 0 0, L_00000000011053d0;  1 drivers
v00000000011000e0_0 .net "a", 0 0, L_0000000001106a10;  1 drivers
v0000000001100220_0 .net "b", 0 0, L_0000000001105d90;  1 drivers
v0000000001100400_0 .net "cin", 0 0, L_0000000001106f10;  1 drivers
v0000000001100ae0_0 .net "cout", 0 0, L_0000000001104a30;  1 drivers
v00000000010ff000_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v0000000001100540_0 .net "sum", 0 0, L_00000000011048e0;  1 drivers
S_00000000009219a0 .scope module, "FA5" "one_bit_as" 3 21, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001107eb0 .functor XOR 1, v0000000001102910_0, L_0000000001106fb0, C4<0>, C4<0>;
L_0000000001107ba0 .functor XOR 1, L_0000000001106510, L_0000000001107eb0, C4<0>, C4<0>;
L_00000000011076d0 .functor XOR 1, L_0000000001107ba0, L_0000000001106790, C4<0>, C4<0>;
L_0000000001107cf0 .functor XOR 1, v0000000001102910_0, L_0000000001106fb0, C4<0>, C4<0>;
L_0000000001107d60 .functor AND 1, L_0000000001106510, L_0000000001107cf0, C4<1>, C4<1>;
L_00000000011082a0 .functor XOR 1, v0000000001102910_0, L_0000000001106fb0, C4<0>, C4<0>;
L_00000000011077b0 .functor AND 1, L_00000000011082a0, L_0000000001106790, C4<1>, C4<1>;
L_0000000001108380 .functor OR 1, L_0000000001107d60, L_00000000011077b0, C4<0>, C4<0>;
L_0000000001107820 .functor AND 1, L_0000000001106510, L_0000000001106790, C4<1>, C4<1>;
L_0000000001108070 .functor OR 1, L_0000000001108380, L_0000000001107820, C4<0>, C4<0>;
v00000000010ff3c0_0 .net *"_ivl_0", 0 0, L_0000000001107eb0;  1 drivers
v0000000001100720_0 .net *"_ivl_10", 0 0, L_00000000011082a0;  1 drivers
v00000000010ff460_0 .net *"_ivl_12", 0 0, L_00000000011077b0;  1 drivers
v00000000010ff500_0 .net *"_ivl_14", 0 0, L_0000000001108380;  1 drivers
v00000000010ff5a0_0 .net *"_ivl_16", 0 0, L_0000000001107820;  1 drivers
v00000000010ff8c0_0 .net *"_ivl_2", 0 0, L_0000000001107ba0;  1 drivers
v00000000010fff00_0 .net *"_ivl_6", 0 0, L_0000000001107cf0;  1 drivers
v00000000010ff960_0 .net *"_ivl_8", 0 0, L_0000000001107d60;  1 drivers
v00000000010fffa0_0 .net "a", 0 0, L_0000000001106510;  1 drivers
v0000000001102cd0_0 .net "b", 0 0, L_0000000001106fb0;  1 drivers
v0000000001101650_0 .net "cin", 0 0, L_0000000001106790;  1 drivers
v0000000001101b50_0 .net "cout", 0 0, L_0000000001108070;  1 drivers
v0000000001101dd0_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v0000000001102a50_0 .net "sum", 0 0, L_00000000011076d0;  1 drivers
S_0000000001102fd0 .scope module, "FA6" "one_bit_as" 3 22, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_00000000011083f0 .functor XOR 1, v0000000001102910_0, L_0000000001106150, C4<0>, C4<0>;
L_0000000001108000 .functor XOR 1, L_00000000011060b0, L_00000000011083f0, C4<0>, C4<0>;
L_0000000001108310 .functor XOR 1, L_0000000001108000, L_0000000001107370, C4<0>, C4<0>;
L_0000000001107890 .functor XOR 1, v0000000001102910_0, L_0000000001106150, C4<0>, C4<0>;
L_0000000001107970 .functor AND 1, L_00000000011060b0, L_0000000001107890, C4<1>, C4<1>;
L_0000000001107f20 .functor XOR 1, v0000000001102910_0, L_0000000001106150, C4<0>, C4<0>;
L_0000000001107dd0 .functor AND 1, L_0000000001107f20, L_0000000001107370, C4<1>, C4<1>;
L_0000000001108460 .functor OR 1, L_0000000001107970, L_0000000001107dd0, C4<0>, C4<0>;
L_0000000001107e40 .functor AND 1, L_00000000011060b0, L_0000000001107370, C4<1>, C4<1>;
L_0000000001107c80 .functor OR 1, L_0000000001108460, L_0000000001107e40, C4<0>, C4<0>;
v00000000011027d0_0 .net *"_ivl_0", 0 0, L_00000000011083f0;  1 drivers
v00000000011015b0_0 .net *"_ivl_10", 0 0, L_0000000001107f20;  1 drivers
v00000000011025f0_0 .net *"_ivl_12", 0 0, L_0000000001107dd0;  1 drivers
v00000000011016f0_0 .net *"_ivl_14", 0 0, L_0000000001108460;  1 drivers
v0000000001101970_0 .net *"_ivl_16", 0 0, L_0000000001107e40;  1 drivers
v00000000011011f0_0 .net *"_ivl_2", 0 0, L_0000000001108000;  1 drivers
v0000000001102c30_0 .net *"_ivl_6", 0 0, L_0000000001107890;  1 drivers
v0000000001102690_0 .net *"_ivl_8", 0 0, L_0000000001107970;  1 drivers
v0000000001101bf0_0 .net "a", 0 0, L_00000000011060b0;  1 drivers
v0000000001102b90_0 .net "b", 0 0, L_0000000001106150;  1 drivers
v0000000001101c90_0 .net "cin", 0 0, L_0000000001107370;  1 drivers
v0000000001101a10_0 .net "cout", 0 0, L_0000000001107c80;  1 drivers
v0000000001101470_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v0000000001102d70_0 .net "sum", 0 0, L_0000000001108310;  1 drivers
S_0000000001103160 .scope module, "FA7" "one_bit_as" 3 23, 4 1 0, S_00000000010876b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001108150 .functor XOR 1, v0000000001102910_0, L_0000000001106dd0, C4<0>, C4<0>;
L_0000000001107ac0 .functor XOR 1, L_0000000001105c50, L_0000000001108150, C4<0>, C4<0>;
L_00000000011080e0 .functor XOR 1, L_0000000001107ac0, L_0000000001107410, C4<0>, C4<0>;
L_0000000001107580 .functor XOR 1, v0000000001102910_0, L_0000000001106dd0, C4<0>, C4<0>;
L_00000000011075f0 .functor AND 1, L_0000000001105c50, L_0000000001107580, C4<1>, C4<1>;
L_0000000001107f90 .functor XOR 1, v0000000001102910_0, L_0000000001106dd0, C4<0>, C4<0>;
L_0000000001107660 .functor AND 1, L_0000000001107f90, L_0000000001107410, C4<1>, C4<1>;
L_0000000001107c10 .functor OR 1, L_00000000011075f0, L_0000000001107660, C4<0>, C4<0>;
L_0000000001107740 .functor AND 1, L_0000000001105c50, L_0000000001107410, C4<1>, C4<1>;
L_0000000001108230 .functor OR 1, L_0000000001107c10, L_0000000001107740, C4<0>, C4<0>;
v0000000001102e10_0 .net *"_ivl_0", 0 0, L_0000000001108150;  1 drivers
v0000000001101d30_0 .net *"_ivl_10", 0 0, L_0000000001107f90;  1 drivers
v0000000001102eb0_0 .net *"_ivl_12", 0 0, L_0000000001107660;  1 drivers
v0000000001101010_0 .net *"_ivl_14", 0 0, L_0000000001107c10;  1 drivers
v00000000011024b0_0 .net *"_ivl_16", 0 0, L_0000000001107740;  1 drivers
v0000000001101790_0 .net *"_ivl_2", 0 0, L_0000000001107ac0;  1 drivers
v0000000001101150_0 .net *"_ivl_6", 0 0, L_0000000001107580;  1 drivers
v0000000001101e70_0 .net *"_ivl_8", 0 0, L_00000000011075f0;  1 drivers
v0000000001101f10_0 .net "a", 0 0, L_0000000001105c50;  1 drivers
v0000000001102870_0 .net "b", 0 0, L_0000000001106dd0;  1 drivers
v0000000001101830_0 .net "cin", 0 0, L_0000000001107410;  1 drivers
v00000000011010b0_0 .net "cout", 0 0, L_0000000001108230;  alias, 1 drivers
v0000000001101510_0 .net "opcode", 0 0, v0000000001102910_0;  alias, 1 drivers
v0000000001101fb0_0 .net "sum", 0 0, L_00000000011080e0;  1 drivers
    .scope S_0000000001087520;
T_0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000000001102410_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000000001087520;
T_1 ;
    %wait E_00000000010a48b0;
    %load/vec4 v0000000001102230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001102910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 17 "$display", "A: %b, B: %b, Opcode: %d, Result: %b, Carry: %b, Overflow: %b, Decimal: -%3d", v00000000011020f0_0, v0000000001102190_0, v0000000001102910_0, v0000000001102370_0, v0000000001102230_0, v00000000011022d0_0, v0000000001102370_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001102410_0;
    %pad/u 32;
    %load/vec4 v0000000001102370_0;
    %pad/u 32;
    %xor;
    %addi 1, 0, 32;
    %vpi_call 2 23 "$display", "A: %b, B: %b, Opcode: %d, Result: %b, Carry: %b, Overflow: %b, Decimal: %3d", v00000000011020f0_0, v0000000001102190_0, v0000000001102910_0, v0000000001102370_0, v0000000001102230_0, v00000000011022d0_0, S<0,vec4,u32> {1 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001087520;
T_2 ;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 128, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 129, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 30 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 129, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 128, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 2, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 2, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 35, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 128, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 39 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 5, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 25, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 42 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 25, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 5, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 5, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 25, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 255, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 55, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 51 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pushi/vec4 55, 0, 8;
    %xor;
    %addi 1, 0, 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 255, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %delay 1, 0;
    %vpi_call 2 54 "$display", "\012" {0 0 0};
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 255, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v00000000011020f0_0, 0;
    %load/vec4 v0000000001102410_0;
    %pad/u 9;
    %pushi/vec4 255, 0, 9;
    %xor;
    %addi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000000001102190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001102910_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000001087520;
T_3 ;
    %delay 10, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A4Q1_eight_bit_as_top.v";
    "A4Q1_eight_bit_as.v";
    "A4Q1_one_bit_as.v";
