// Seed: 131771030
module module_0 ();
  always @(posedge 1) #1;
endmodule
module module_1 #(
    parameter id_1 = 32'd75,
    parameter id_2 = 32'd88
) ();
  defparam id_1.id_2 = id_2; module_0();
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire module_2
);
  id_3 :
  assert property (@(posedge 1) id_1 ==? id_3)
  else $display(~id_3);
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19, id_20, id_21;
  module_0();
endmodule
