vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/School/3A/BME 393L/Lab 1/test2/First_circuit.vhd
source_file = 1, C:/Users/User/Desktop/School/3A/BME 393L/Lab 1/test2/Waveform.vwf
source_file = 1, C:/Users/User/Desktop/School/3A/BME 393L/Lab 1/test2/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Desktop/School/3A/BME 393L/Lab 1/test2/db/First_circuit.cbx.xml
design_name = First_circuit
instance = comp, \LEDG[0]~output\, LEDG[0]~output, First_circuit, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, First_circuit, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, First_circuit, 1
instance = comp, \SW[0]~input\, SW[0]~input, First_circuit, 1
instance = comp, \SW[2]~input\, SW[2]~input, First_circuit, 1
instance = comp, \xor1~0\, xor1~0, First_circuit, 1
instance = comp, \SW[3]~input\, SW[3]~input, First_circuit, 1
instance = comp, \SW[1]~input\, SW[1]~input, First_circuit, 1
instance = comp, \xor3~0\, xor3~0, First_circuit, 1
instance = comp, \or1~0\, or1~0, First_circuit, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, First_circuit, 1
