Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 18 09:45:54 2024
| Host         : xjh-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k70t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.391        0.000                      0                  280        0.081        0.000                      0                  280        4.600        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.391        0.000                      0                  280        0.081        0.000                      0                  280        4.600        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.550ns (16.577%)  route 2.768ns (83.423%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.582     7.452    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y144         LUT6 (Prop_lut6_I1_O)        0.053     7.505 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.445     7.950    craft_encrypt_inst/tk[31]
    SLICE_X3Y144         LUT2 (Prop_lut2_I0_O)        0.063     8.013 r  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           0.741     8.754    craft_encrypt_inst/add_key[31]
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.165     8.919 r  craft_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000     8.919    craft_encrypt_inst/p_1_in[36]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.337    15.051    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C
                         clock pessimism              0.259    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)        0.035    15.310    craft_encrypt_inst/state_reg[36]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.550ns (16.588%)  route 2.766ns (83.412%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.582     7.452    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y144         LUT6 (Prop_lut6_I1_O)        0.053     7.505 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.445     7.950    craft_encrypt_inst/tk[31]
    SLICE_X3Y144         LUT2 (Prop_lut2_I0_O)        0.063     8.013 r  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           0.739     8.752    craft_encrypt_inst/add_key[31]
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.165     8.917 r  craft_encrypt_inst/state[38]_i_1/O
                         net (fo=1, routed)           0.000     8.917    craft_encrypt_inst/p_1_in[38]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.337    15.051    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[38]/C
                         clock pessimism              0.259    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y144         FDRE (Setup_fdre_C_D)        0.035    15.310    craft_encrypt_inst/state_reg[38]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.555ns (17.057%)  route 2.699ns (82.944%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.497     7.367    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.053     7.420 r  craft_encrypt_inst/ciphertext[8]_i_2/O
                         net (fo=1, routed)           0.461     7.881    craft_encrypt_inst/tk[8]
    SLICE_X8Y146         LUT2 (Prop_lut2_I0_O)        0.065     7.946 r  craft_encrypt_inst/ciphertext[8]_i_1/O
                         net (fo=5, routed)           0.741     8.687    craft_encrypt_inst/add_key[8]
    SLICE_X7Y147         LUT5 (Prop_lut5_I2_O)        0.168     8.855 r  craft_encrypt_inst/state[53]_i_1/O
                         net (fo=1, routed)           0.000     8.855    craft_encrypt_inst/p_1_in[53]
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.338    15.052    craft_encrypt_inst/clk
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[53]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X7Y147         FDRE (Setup_fdre_C_D)        0.034    15.310    craft_encrypt_inst/state_reg[53]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.555ns (17.062%)  route 2.698ns (82.938%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.497     7.367    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.053     7.420 r  craft_encrypt_inst/ciphertext[8]_i_2/O
                         net (fo=1, routed)           0.461     7.881    craft_encrypt_inst/tk[8]
    SLICE_X8Y146         LUT2 (Prop_lut2_I0_O)        0.065     7.946 r  craft_encrypt_inst/ciphertext[8]_i_1/O
                         net (fo=5, routed)           0.740     8.686    craft_encrypt_inst/add_key[8]
    SLICE_X7Y147         LUT6 (Prop_lut6_I1_O)        0.168     8.854 r  craft_encrypt_inst/state[52]_i_1/O
                         net (fo=1, routed)           0.000     8.854    craft_encrypt_inst/p_1_in[52]
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.338    15.052    craft_encrypt_inst/clk
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[52]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X7Y147         FDRE (Setup_fdre_C_D)        0.035    15.311    craft_encrypt_inst/state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.550ns (17.404%)  route 2.610ns (82.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.582     7.452    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X2Y144         LUT6 (Prop_lut6_I1_O)        0.053     7.505 r  craft_encrypt_inst/ciphertext[31]_i_2/O
                         net (fo=1, routed)           0.445     7.950    craft_encrypt_inst/tk[31]
    SLICE_X3Y144         LUT2 (Prop_lut2_I0_O)        0.063     8.013 f  craft_encrypt_inst/ciphertext[31]_i_1/O
                         net (fo=5, routed)           0.583     8.596    craft_encrypt_inst/add_key[31]
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.165     8.761 r  craft_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000     8.761    craft_encrypt_inst/p_1_in[37]
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.337    15.051    craft_encrypt_inst/clk
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C
                         clock pessimism              0.259    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y144         FDRE (Setup_fdre_C_D)        0.035    15.310    craft_encrypt_inst/state_reg[37]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.555ns (17.881%)  route 2.549ns (82.119%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.497     7.367    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.053     7.420 r  craft_encrypt_inst/ciphertext[8]_i_2/O
                         net (fo=1, routed)           0.461     7.881    craft_encrypt_inst/tk[8]
    SLICE_X8Y146         LUT2 (Prop_lut2_I0_O)        0.065     7.946 f  craft_encrypt_inst/ciphertext[8]_i_1/O
                         net (fo=5, routed)           0.591     8.537    craft_encrypt_inst/add_key[8]
    SLICE_X7Y147         LUT6 (Prop_lut6_I3_O)        0.168     8.705 r  craft_encrypt_inst/state[55]_i_1/O
                         net (fo=1, routed)           0.000     8.705    craft_encrypt_inst/p_1_in[55]
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.338    15.052    craft_encrypt_inst/clk
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[55]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X7Y147         FDRE (Setup_fdre_C_D)        0.035    15.311    craft_encrypt_inst/state_reg[55]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.555ns (17.898%)  route 2.546ns (82.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.497     7.367    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.053     7.420 r  craft_encrypt_inst/ciphertext[8]_i_2/O
                         net (fo=1, routed)           0.461     7.881    craft_encrypt_inst/tk[8]
    SLICE_X8Y146         LUT2 (Prop_lut2_I0_O)        0.065     7.946 r  craft_encrypt_inst/ciphertext[8]_i_1/O
                         net (fo=5, routed)           0.588     8.534    craft_encrypt_inst/add_key[8]
    SLICE_X7Y147         LUT6 (Prop_lut6_I3_O)        0.168     8.702 r  craft_encrypt_inst/state[54]_i_1/O
                         net (fo=1, routed)           0.000     8.702    craft_encrypt_inst/p_1_in[54]
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.338    15.052    craft_encrypt_inst/clk
    SLICE_X7Y147         FDRE                                         r  craft_encrypt_inst/state_reg[54]/C
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X7Y147         FDRE (Setup_fdre_C_D)        0.035    15.311    craft_encrypt_inst/state_reg[54]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.428ns (14.264%)  route 2.572ns (85.736%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.531     7.401    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.053     7.454 r  craft_encrypt_inst/ciphertext[26]_i_2/O
                         net (fo=1, routed)           0.457     7.911    craft_encrypt_inst/tk[26]
    SLICE_X10Y144        LUT2 (Prop_lut2_I0_O)        0.053     7.964 r  craft_encrypt_inst/ciphertext[26]_i_1/O
                         net (fo=5, routed)           0.585     8.549    craft_encrypt_inst/add_key[26]
    SLICE_X9Y144         LUT6 (Prop_lut6_I2_O)        0.053     8.602 r  craft_encrypt_inst/state[42]_i_1/O
                         net (fo=1, routed)           0.000     8.602    craft_encrypt_inst/p_1_in[42]
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277    14.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[42]/C
                         clock pessimism              0.259    15.250    
                         clock uncertainty           -0.035    15.215    
    SLICE_X9Y144         FDRE (Setup_fdre_C_D)        0.034    15.249    craft_encrypt_inst/state_reg[42]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.428ns (14.274%)  route 2.570ns (85.726%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.531     7.401    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.053     7.454 r  craft_encrypt_inst/ciphertext[26]_i_2/O
                         net (fo=1, routed)           0.457     7.911    craft_encrypt_inst/tk[26]
    SLICE_X10Y144        LUT2 (Prop_lut2_I0_O)        0.053     7.964 r  craft_encrypt_inst/ciphertext[26]_i_1/O
                         net (fo=5, routed)           0.583     8.547    craft_encrypt_inst/add_key[26]
    SLICE_X9Y144         LUT6 (Prop_lut6_I2_O)        0.053     8.600 r  craft_encrypt_inst/state[40]_i_1/O
                         net (fo=1, routed)           0.000     8.600    craft_encrypt_inst/p_1_in[40]
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277    14.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[40]/C
                         clock pessimism              0.259    15.250    
                         clock uncertainty           -0.035    15.215    
    SLICE_X9Y144         FDRE (Setup_fdre_C_D)        0.035    15.250    craft_encrypt_inst/state_reg[40]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.428ns (14.274%)  route 2.570ns (85.726%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 14.991 - 10.000 ) 
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.601    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.269     5.870 r  craft_encrypt_inst/r_reg[1]/Q
                         net (fo=71, routed)          1.531     7.401    craft_encrypt_inst/r_reg_n_0_[1]
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.053     7.454 r  craft_encrypt_inst/ciphertext[26]_i_2/O
                         net (fo=1, routed)           0.457     7.911    craft_encrypt_inst/tk[26]
    SLICE_X10Y144        LUT2 (Prop_lut2_I0_O)        0.053     7.964 f  craft_encrypt_inst/ciphertext[26]_i_1/O
                         net (fo=5, routed)           0.583     8.547    craft_encrypt_inst/add_key[26]
    SLICE_X9Y144         LUT6 (Prop_lut6_I0_O)        0.053     8.600 r  craft_encrypt_inst/state[43]_i_1/O
                         net (fo=1, routed)           0.000     8.600    craft_encrypt_inst/p_1_in[43]
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277    14.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[43]/C
                         clock pessimism              0.259    15.250    
                         clock uncertainty           -0.035    15.215    
    SLICE_X9Y144         FDRE (Setup_fdre_C_D)        0.035    15.250    craft_encrypt_inst/state_reg[43]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.146ns (34.772%)  route 0.274ns (65.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.538     1.861    craft_encrypt_inst/clk
    SLICE_X8Y147         FDRE                                         r  craft_encrypt_inst/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_fdre_C_Q)         0.118     1.979 r  craft_encrypt_inst/state_reg[15]/Q
                         net (fo=3, routed)           0.154     2.133    craft_encrypt_inst/craft_round_constants_inst_0/Q[7]
    SLICE_X9Y149         LUT4 (Prop_lut4_I1_O)        0.028     2.161 r  craft_encrypt_inst/craft_round_constants_inst_0/ciphertext[47]_i_1/O
                         net (fo=5, routed)           0.120     2.281    craft_encrypt_inst/add_key[47]
    SLICE_X8Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.843     2.431    craft_encrypt_inst/clk
    SLICE_X8Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[47]/C
                         clock pessimism             -0.273     2.158    
    SLICE_X8Y150         FDRE (Hold_fdre_C_D)         0.042     2.200    craft_encrypt_inst/ciphertext_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.128ns (25.647%)  route 0.371ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.891    craft_encrypt_inst/clk
    SLICE_X0Y149         FDRE                                         r  craft_encrypt_inst/state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100     1.991 r  craft_encrypt_inst/state_reg[34]/Q
                         net (fo=1, routed)           0.188     2.179    craft_encrypt_inst/state[34]
    SLICE_X1Y149         LUT3 (Prop_lut3_I1_O)        0.028     2.207 r  craft_encrypt_inst/ciphertext[34]_i_1/O
                         net (fo=5, routed)           0.183     2.390    craft_encrypt_inst/add_key[34]
    SLICE_X2Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.463    craft_encrypt_inst/clk
    SLICE_X2Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[34]/C
                         clock pessimism             -0.273     2.190    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.040     2.230    craft_encrypt_inst/ciphertext_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.130ns (30.161%)  route 0.301ns (69.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.890    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  craft_encrypt_inst/done_reg/Q
                         net (fo=3, routed)           0.143     2.133    craft_encrypt_inst/done
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.030     2.163 r  craft_encrypt_inst/r[7]_i_1/O
                         net (fo=8, routed)           0.158     2.321    craft_encrypt_inst/r[7]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[0]/C
                         clock pessimism             -0.273     2.189    
    SLICE_X4Y150         FDRE (Hold_fdre_C_CE)       -0.031     2.158    craft_encrypt_inst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.130ns (30.161%)  route 0.301ns (69.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.890    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  craft_encrypt_inst/done_reg/Q
                         net (fo=3, routed)           0.143     2.133    craft_encrypt_inst/done
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.030     2.163 r  craft_encrypt_inst/r[7]_i_1/O
                         net (fo=8, routed)           0.158     2.321    craft_encrypt_inst/r[7]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[1]/C
                         clock pessimism             -0.273     2.189    
    SLICE_X4Y150         FDRE (Hold_fdre_C_CE)       -0.031     2.158    craft_encrypt_inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.130ns (30.161%)  route 0.301ns (69.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.890    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  craft_encrypt_inst/done_reg/Q
                         net (fo=3, routed)           0.143     2.133    craft_encrypt_inst/done
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.030     2.163 r  craft_encrypt_inst/r[7]_i_1/O
                         net (fo=8, routed)           0.158     2.321    craft_encrypt_inst/r[7]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[2]/C
                         clock pessimism             -0.273     2.189    
    SLICE_X4Y150         FDRE (Hold_fdre_C_CE)       -0.031     2.158    craft_encrypt_inst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.130ns (30.161%)  route 0.301ns (69.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.890    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  craft_encrypt_inst/done_reg/Q
                         net (fo=3, routed)           0.143     2.133    craft_encrypt_inst/done
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.030     2.163 r  craft_encrypt_inst/r[7]_i_1/O
                         net (fo=8, routed)           0.158     2.321    craft_encrypt_inst/r[7]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[3]/C
                         clock pessimism             -0.273     2.189    
    SLICE_X4Y150         FDRE (Hold_fdre_C_CE)       -0.031     2.158    craft_encrypt_inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.130ns (30.161%)  route 0.301ns (69.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.890    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     1.990 f  craft_encrypt_inst/done_reg/Q
                         net (fo=3, routed)           0.143     2.133    craft_encrypt_inst/done
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.030     2.163 r  craft_encrypt_inst/r[7]_i_1/O
                         net (fo=8, routed)           0.158     2.321    craft_encrypt_inst/r[7]_i_1_n_0
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[4]/C
                         clock pessimism             -0.273     2.189    
    SLICE_X4Y150         FDRE (Hold_fdre_C_CE)       -0.031     2.158    craft_encrypt_inst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.281%)  route 0.410ns (73.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.891    craft_encrypt_inst/clk
    SLICE_X2Y149         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.118     2.009 r  craft_encrypt_inst/state_reg[1]/Q
                         net (fo=3, routed)           0.410     2.419    craft_encrypt_inst/state[1]
    SLICE_X2Y150         LUT3 (Prop_lut3_I2_O)        0.028     2.447 r  craft_encrypt_inst/ciphertext[33]_i_1/O
                         net (fo=4, routed)           0.000     2.447    craft_encrypt_inst/add_key[33]
    SLICE_X2Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.463    craft_encrypt_inst/clk
    SLICE_X2Y150         FDRE                                         r  craft_encrypt_inst/ciphertext_reg[33]/C
                         clock pessimism             -0.273     2.190    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.087     2.277    craft_encrypt_inst/ciphertext_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.241%)  route 0.235ns (64.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.647     1.970    craft_encrypt_inst/clk
    SLICE_X5Y150         FDRE                                         r  craft_encrypt_inst/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.100     2.070 r  craft_encrypt_inst/r_reg[5]/Q
                         net (fo=4, routed)           0.235     2.305    craft_encrypt_inst/r_reg_n_0_[5]
    SLICE_X5Y149         LUT3 (Prop_lut3_I1_O)        0.028     2.333 r  craft_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     2.333    craft_encrypt_inst/done_i_1_n_0
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.774     2.362    craft_encrypt_inst/clk
    SLICE_X5Y149         FDRE                                         r  craft_encrypt_inst/done_reg/C
                         clock pessimism             -0.273     2.089    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.060     2.149    craft_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.658%)  route 0.130ns (50.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.647     1.970    craft_encrypt_inst/clk
    SLICE_X4Y150         FDRE                                         r  craft_encrypt_inst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.100     2.070 r  craft_encrypt_inst/r_reg[0]/Q
                         net (fo=72, routed)          0.130     2.200    craft_encrypt_inst/craft_key_schedule_inst_0/t_key00
    SLICE_X5Y150         LUT6 (Prop_lut6_I2_O)        0.028     2.228 r  craft_encrypt_inst/r[5]_i_1/O
                         net (fo=1, routed)           0.000     2.228    craft_encrypt_inst/p_0_in[5]
    SLICE_X5Y150         FDRE                                         r  craft_encrypt_inst/r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.462    craft_encrypt_inst/clk
    SLICE_X5Y150         FDRE                                         r  craft_encrypt_inst/r_reg[5]/C
                         clock pessimism             -0.481     1.981    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.060     2.041    craft_encrypt_inst/r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X8Y150   craft_encrypt_inst/ciphertext_reg[47]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y150   craft_encrypt_inst/ciphertext_reg[49]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y150   craft_encrypt_inst/r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y150   craft_encrypt_inst/r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y150   craft_encrypt_inst/r_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y149   craft_encrypt_inst/ciphertext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y146   craft_encrypt_inst/ciphertext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X10Y146  craft_encrypt_inst/ciphertext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y146   craft_encrypt_inst/ciphertext_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X8Y150   craft_encrypt_inst/ciphertext_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X8Y150   craft_encrypt_inst/ciphertext_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y150   craft_encrypt_inst/ciphertext_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y150   craft_encrypt_inst/ciphertext_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y150   craft_encrypt_inst/r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y150   craft_encrypt_inst/r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y150   craft_encrypt_inst/r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y150   craft_encrypt_inst/r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y150   craft_encrypt_inst/r_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y150   craft_encrypt_inst/r_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y149   craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y149   craft_encrypt_inst/ciphertext_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y146   craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y146   craft_encrypt_inst/ciphertext_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X10Y146  craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X10Y146  craft_encrypt_inst/ciphertext_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y146   craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y146   craft_encrypt_inst/ciphertext_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y146   craft_encrypt_inst/ciphertext_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y146   craft_encrypt_inst/ciphertext_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.774ns (38.493%)  route 2.834ns (61.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.133     4.608    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277     4.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[40]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.774ns (38.493%)  route 2.834ns (61.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.133     4.608    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277     4.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[42]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.774ns (38.493%)  route 2.834ns (61.507%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          1.133     4.608    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277     4.991    craft_encrypt_inst/clk
    SLICE_X9Y144         FDRE                                         r  craft_encrypt_inst/state_reg[43]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.774ns (39.689%)  route 2.695ns (60.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.994     4.469    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.278     4.992    craft_encrypt_inst/clk
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.774ns (39.689%)  route 2.695ns (60.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.994     4.469    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.278     4.992    craft_encrypt_inst/clk
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.774ns (39.689%)  route 2.695ns (60.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.994     4.469    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.278     4.992    craft_encrypt_inst/clk
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.774ns (39.689%)  route 2.695ns (60.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.994     4.469    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.278     4.992    craft_encrypt_inst/clk
    SLICE_X10Y145        FDRE                                         r  craft_encrypt_inst/state_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.774ns (39.732%)  route 2.690ns (60.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.990     4.464    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X8Y144         FDRE                                         r  craft_encrypt_inst/state_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.277     4.991    craft_encrypt_inst/clk
    SLICE_X8Y144         FDRE                                         r  craft_encrypt_inst/state_reg[41]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.774ns (40.994%)  route 2.553ns (59.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.852     4.327    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.337     5.051    craft_encrypt_inst/clk
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.774ns (41.376%)  route 2.513ns (58.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.701     3.422    craft_encrypt_inst/rst_n
    SLICE_X5Y149         LUT2 (Prop_lut2_I0_O)        0.053     3.475 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.812     4.287    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  craft_encrypt_inst/state_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.338     5.052    craft_encrypt_inst/clk
    SLICE_X3Y144         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.479ns (51.880%)  route 0.445ns (48.120%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.445     0.896    craft_encrypt_inst/rst_n
    SLICE_X4Y144         LUT6 (Prop_lut6_I4_O)        0.028     0.924 r  craft_encrypt_inst/state[38]_i_1/O
                         net (fo=1, routed)           0.000     0.924    craft_encrypt_inst/p_1_in[38]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.479ns (50.490%)  route 0.470ns (49.510%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.470     0.922    craft_encrypt_inst/rst_n
    SLICE_X3Y145         LUT6 (Prop_lut6_I4_O)        0.028     0.950 r  craft_encrypt_inst/state[30]_i_1/O
                         net (fo=1, routed)           0.000     0.950    craft_encrypt_inst/p_1_in[30]
    SLICE_X3Y145         FDRE                                         r  craft_encrypt_inst/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.774     2.362    craft_encrypt_inst/clk
    SLICE_X3Y145         FDRE                                         r  craft_encrypt_inst/state_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.479ns (50.490%)  route 0.470ns (49.510%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.470     0.922    craft_encrypt_inst/rst_n
    SLICE_X3Y145         LUT6 (Prop_lut6_I4_O)        0.028     0.950 r  craft_encrypt_inst/state[31]_i_1/O
                         net (fo=1, routed)           0.000     0.950    craft_encrypt_inst/p_1_in[31]
    SLICE_X3Y145         FDRE                                         r  craft_encrypt_inst/state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.774     2.362    craft_encrypt_inst/clk
    SLICE_X3Y145         FDRE                                         r  craft_encrypt_inst/state_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.479ns (49.327%)  route 0.493ns (50.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.493     0.944    craft_encrypt_inst/rst_n
    SLICE_X4Y144         LUT6 (Prop_lut6_I4_O)        0.028     0.972 r  craft_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000     0.972    craft_encrypt_inst/p_1_in[36]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.479ns (48.355%)  route 0.512ns (51.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.512     0.964    craft_encrypt_inst/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.028     0.992 r  craft_encrypt_inst/state[56]_i_1/O
                         net (fo=1, routed)           0.000     0.992    craft_encrypt_inst/p_1_in[56]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[56]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.479ns (48.053%)  route 0.518ns (51.947%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.518     0.970    craft_encrypt_inst/rst_n
    SLICE_X4Y144         LUT5 (Prop_lut5_I3_O)        0.028     0.998 r  craft_encrypt_inst/state[29]_i_1/O
                         net (fo=1, routed)           0.000     0.998    craft_encrypt_inst/p_1_in[29]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.479ns (46.823%)  route 0.545ns (53.177%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.545     0.996    craft_encrypt_inst/rst_n
    SLICE_X5Y144         LUT5 (Prop_lut5_I3_O)        0.028     1.024 r  craft_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000     1.024    craft_encrypt_inst/p_1_in[37]
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X5Y144         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.479ns (46.217%)  route 0.558ns (53.783%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.558     1.009    craft_encrypt_inst/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.028     1.037 r  craft_encrypt_inst/state[58]_i_1/O
                         net (fo=1, routed)           0.000     1.037    craft_encrypt_inst/p_1_in[58]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[58]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.479ns (46.040%)  route 0.562ns (53.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.562     1.013    craft_encrypt_inst/rst_n
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.028     1.041 r  craft_encrypt_inst/state[59]_i_1/O
                         net (fo=1, routed)           0.000     1.041    craft_encrypt_inst/p_1_in[59]
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y146         FDRE                                         r  craft_encrypt_inst/state_reg[59]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.479ns (45.761%)  route 0.568ns (54.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          0.568     1.020    craft_encrypt_inst/rst_n
    SLICE_X4Y144         LUT6 (Prop_lut6_I4_O)        0.028     1.048 r  craft_encrypt_inst/state[28]_i_1/O
                         net (fo=1, routed)           0.000     1.048    craft_encrypt_inst/p_1_in[28]
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.773     2.361    craft_encrypt_inst/clk
    SLICE_X4Y144         FDRE                                         r  craft_encrypt_inst/state_reg[28]/C





