{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637866905194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637866905194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 11:01:44 2021 " "Processing started: Thu Nov 25 11:01:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637866905194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637866905194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6_top " "Command: quartus_sta lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637866905194 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637866905294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637866905854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637866905854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866905884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866905884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "The Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1637866906314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_top.sdc " "Synopsys Design Constraints File file not found: 'lab6_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637866906334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866906334 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:U\|vDFF:Instruction_Register\|Q\[13\] cpu:U\|vDFF:Instruction_Register\|Q\[13\] " "create_clock -period 1.000 -name cpu:U\|vDFF:Instruction_Register\|Q\[13\] cpu:U\|vDFF:Instruction_Register\|Q\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:U\|instruction_decode:Decoder\|op\[0\] cpu:U\|instruction_decode:Decoder\|op\[0\] " "create_clock -period 1.000 -name cpu:U\|instruction_decode:Decoder\|op\[0\] cpu:U\|instruction_decode:Decoder\|op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " "create_clock -period 1.000 -name cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637866906334 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637866906334 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout " "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866906344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout " "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866906344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|WideNor1  from: datac  to: combout " "Cell: U\|Decoder\|WideNor1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866906344 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Moore\|Mux4~0  from: datae  to: combout " "Cell: U\|Moore\|Mux4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866906344 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637866906344 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637866906344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637866906344 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637866906344 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637866906354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637866906394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637866906394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.932 " "Worst-case setup slack is -10.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.932             -49.592 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "  -10.932             -49.592 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.672             -56.923 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "  -10.672             -56.923 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.853            -890.614 KEY\[0\]  " "   -9.853            -890.614 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.977             -97.695 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "   -5.977             -97.695 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708             -23.415 KEY\[3\]  " "   -1.708             -23.415 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866906394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.711 " "Worst-case hold slack is -6.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.711           -1087.570 KEY\[0\]  " "   -6.711           -1087.570 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.380               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.470               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 KEY\[3\]  " "    0.603               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.616               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866906404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866906404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866906404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -108.682 KEY\[0\]  " "   -0.394            -108.682 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.884 KEY\[3\]  " "   -0.394              -9.884 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.473 CLOCK_50  " "   -0.394              -8.473 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.138               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.331               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.400               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866906404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866906404 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637866906424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637866906454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637866907334 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout " "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866907394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout " "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866907394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|WideNor1  from: datac  to: combout " "Cell: U\|Decoder\|WideNor1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866907394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Moore\|Mux4~0  from: datae  to: combout " "Cell: U\|Moore\|Mux4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866907394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637866907394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637866907394 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637866907414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637866907414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.703 " "Worst-case setup slack is -10.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.703             -48.586 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "  -10.703             -48.586 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.480             -55.998 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "  -10.480             -55.998 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.358            -852.063 KEY\[0\]  " "   -9.358            -852.063 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.940             -96.930 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "   -5.940             -96.930 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -23.987 KEY\[3\]  " "   -1.702             -23.987 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866907414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.627 " "Worst-case hold slack is -6.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.627           -1068.596 KEY\[0\]  " "   -6.627           -1068.596 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.286               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.351               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.472               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 KEY\[3\]  " "    0.731               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866907414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866907424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866907424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -101.625 KEY\[0\]  " "   -0.394            -101.625 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.164 KEY\[3\]  " "   -0.394             -10.164 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.032 CLOCK_50  " "   -0.394              -9.032 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.083               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.328               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.404               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866907424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866907424 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637866907434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637866907589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637866908346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout " "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout " "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|WideNor1  from: datac  to: combout " "Cell: U\|Decoder\|WideNor1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Moore\|Mux4~0  from: datae  to: combout " "Cell: U\|Moore\|Mux4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637866908405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637866908405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637866908416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637866908416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.440 " "Worst-case setup slack is -6.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.440             -28.999 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "   -6.440             -28.999 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.260             -32.396 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "   -6.260             -32.396 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.234            -536.449 KEY\[0\]  " "   -6.234            -536.449 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.229             -52.721 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "   -3.229             -52.721 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551              -6.215 KEY\[3\]  " "   -0.551              -6.215 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.027 " "Worst-case hold slack is -4.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.027            -650.973 KEY\[0\]  " "   -4.027            -650.973 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.190               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 KEY\[3\]  " "    0.259               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.399               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.466               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866908425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866908425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.318 " "Worst-case minimum pulse width slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318             -56.876 KEY\[0\]  " "   -0.318             -56.876 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -1.368 CLOCK_50  " "   -0.088              -1.368 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.869 KEY\[3\]  " "   -0.057              -0.869 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.207               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.323               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.386               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908425 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637866908436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout " "Cell: U\|Decoder\|Selector13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout " "Cell: U\|Decoder\|Selector6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Decoder\|WideNor1  from: datac  to: combout " "Cell: U\|Decoder\|WideNor1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U\|Moore\|Mux4~0  from: datae  to: combout " "Cell: U\|Moore\|Mux4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637866908576 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1637866908576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637866908586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637866908586 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637866908586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.069 " "Worst-case setup slack is -6.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.069             -27.578 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "   -6.069             -27.578 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.918             -30.947 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "   -5.918             -30.947 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346            -444.310 KEY\[0\]  " "   -5.346            -444.310 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993             -50.162 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "   -2.993             -50.162 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -5.226 KEY\[3\]  " "   -0.467              -5.226 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.977 " "Worst-case hold slack is -3.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.977            -649.323 KEY\[0\]  " "   -3.977            -649.323 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.189               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 KEY\[3\]  " "    0.236               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.349               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.367               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866908596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1637866908596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.316 " "Worst-case minimum pulse width slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316             -55.922 KEY\[0\]  " "   -0.316             -55.922 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -1.353 CLOCK_50  " "   -0.087              -1.353 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.099 KEY\[3\]  " "   -0.081              -1.099 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\]  " "    0.238               0.000 cpu:U\|vDFF:Instruction_Register\|Q\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\]  " "    0.348               0.000 cpu:U\|state_machine:Moore\|vDFF_states:Moore\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\]  " "    0.405               0.000 cpu:U\|instruction_decode:Decoder\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637866908596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637866908596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637866909966 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637866909966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637866910006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 11:01:50 2021 " "Processing ended: Thu Nov 25 11:01:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637866910006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637866910006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637866910006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637866910006 ""}
