#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 10 13:26:51 2024
# Process ID: 21512
# Current directory: C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27504 C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.xpr
# Log file: C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/vivado.log
# Journal file: C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency     :2688 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16867 MB
# Swap memory       :21474 MB
# Total Virtual     :38341 MB
# Available Virtual :21471 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1548.340 ; gain = 429.098
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\EXMEMBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\EXMEMBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top cpuTopLevel [get_filesets dataPathTests]
set_property top_lib xil_defaultlib [get_filesets dataPathTests]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\EXMEMBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
update_compile_order -fileset dataPathTests
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\EXMEMBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dusti\Documents\EGRE426\16BitCPU\16BitCPU\pipelined\16BitCPU.srcs\sources_1\new\IFIDBuffer.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -simset [get_filesets dataPathTests ]
Command: launch_simulation  -simset dataPathTests
INFO: [Vivado 12-12493] Simulation top is 'cpuTopLevel'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.sim/dataPathTests/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'dataPathTests'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTopLevel' in fileset 'dataPathTests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'dataPathTests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.sim/dataPathTests/behav/xsim'
"xvhdl --incr --relax -prj cpuTopLevel_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/1bitAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oneBitAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/nBitAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nBitAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Data_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/EXMEMBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXMEMBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forward_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Forward_Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Forwarding_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Forwarding_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IDEXBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IDEXBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/IFIDBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IFIDBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/MEMWBBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMWBBuffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Sign_Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sign_Extend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stall_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Stall_Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/Stalling_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Stalling_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/adder2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/aluControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/branchLeftShifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'branchLeftShifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/shiftLeft2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jumpLeftShifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/instructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instructionMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/programCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'programCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.srcs/sources_1/new/cpuTopLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpuTopLevel'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.sim/dataPathTests/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpuTopLevel_behav xil_defaultlib.cpuTopLevel -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpuTopLevel_behav xil_defaultlib.cpuTopLevel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.programCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder2 [adder2_default]
Compiling architecture behavioral of entity xil_defaultlib.jumpLeftShifter [jumpleftshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDBuffer [ifidbuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity xil_defaultlib.branchLeftShifter [branchleftshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.regComparator [regcomparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Stall_Mux [stall_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXBuffer [idexbuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Forward_Mux [forward_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.oneBitAdder [onebitadder_default]
Compiling architecture behavioral of entity xil_defaultlib.nBitAdder [nbitadder_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux [\Mux(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Forwarding_Unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMBuffer [exmembuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBBuffer [memwbbuffer_default]
Compiling architecture structural of entity xil_defaultlib.cputoplevel
Built simulation snapshot cpuTopLevel_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/16BitCPU.sim/dataPathTests/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTopLevel_behav -key {Behavioral:dataPathTests:Functional:cpuTopLevel} -tclbatch {cpuTopLevel.tcl} -view {C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/cpuTopLevel_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/dusti/Documents/EGRE426/16BitCPU/16BitCPU/pipelined/cpuTopLevel_behav.wcfg
WARNING: Simulation object /cpuTopLevelTB/DUT/clk was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/reset was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/clkEnable was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/pcInput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/pcOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpAddress was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressShifterOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressMuxOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/instructionMemoryOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddress was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/signExtendOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerOutOne was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerOutTwo was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUResult was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/memToRegMuxOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/twoAdderOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUControlUnitOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUOp_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpAddressShifterOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDest_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jump_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branch_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/memRead_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/memToReg_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/memWrite_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrc_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regWrite_sig was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUZero was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAnd was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/clk was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/read1 was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/read2 was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/writeReg was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registersWrite was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/writeData was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/data1 was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/data2 was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[0] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[1] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[2] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[3] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[4] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[5] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[6] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[7] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[0] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[1] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[2] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[3] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[4] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[5] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[6] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/registerFileCalc/registerVals[7] was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/programCounterCalc/clk was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/programCounterCalc/enable was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/programCounterCalc/readAddress was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/programCounterCalc/instruction was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/instructionMemoryCalc/clk was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/instructionMemoryCalc/readAddr was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/instructionMemoryCalc/instruction was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/opcode was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/alu_op was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/reg_dst was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/reg_write was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/alu_src was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/mem_read was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/mem_write was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/mem_to_reg was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/jump was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/controlUnitCalc/branch was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/signExtendCalc/SigIn was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/signExtendCalc/SigOut was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/A was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/B was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/C was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/Mode was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/Zero was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/addOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/twoOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/shiftOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/subOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/comparatorOutput was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUCalc/N was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUControlUnitCalc/ALUOp was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUControlUnitCalc/func was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUControlUnitCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/address was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/writeData was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/clk was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/memRead was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/memWrite was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/ReadData was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/dataMemoryCalc/dm was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/twoAdderCalc/BUSA was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/twoAdderCalc/RESULT was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/twoAdderCalc/COUT was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpAddressCalc/input was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpAddressCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressShifterCalc/input was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressShifterCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressAdderCalc/BUSA was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressAdderCalc/BUSB was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressAdderCalc/RESULT was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchAddressAdderCalc/COUT was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/cntrl was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/topin was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/bottom was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/top was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/bottomIn was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/ALUSrcMuxCalc/N was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/cntrl was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/topin was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/bottom was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/top was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/bottomIn was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/regDstMuxCalc/N was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/cntrl was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/topin was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/bottom was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/top was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/bottomIn was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/branchMuxCalc/N was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/cntrl was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/topin was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/bottom was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/output was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/top was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/bottomIn was not found in the design.
WARNING: Simulation object /cpuTopLevelTB/DUT/jumpMuxCalc/N was not found in the design.
source cpuTopLevel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTopLevel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1583.410 ; gain = 7.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 13:29:14 2024...
