// Seed: 1723725454
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2,
    output wand id_3,
    output tri0 id_4,
    output wire id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14
);
  logic [-1 : 1] id_16;
  wire id_17;
  assign id_1 = id_10;
  assign id_5 = ~id_17;
  wire [$realtime : 1] id_18;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_9,
      id_2
  );
  always @(*) begin : LABEL_0
    disable id_19;
  end
endmodule
