GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Dads_Files\FujiNet_20K\src\ESP32_SPI.v'
Analyzing Verilog file 'E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v'
Undeclared symbol 'ESP32_byte_done', assumed default net type 'wire'("E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v":43)
Analyzing Verilog file 'E:\Dads_Files\FujiNet_20K\src\Z80_Access.v'
Compiling module 'FujiNet_Top'("E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v":1)
Compiling module 'ESP32_SPI_slave'("E:\Dads_Files\FujiNet_20K\src\ESP32_SPI.v":5)
Compiling module 'Z80_Access'("E:\Dads_Files\FujiNet_20K\src\Z80_Access.v":3)
NOTE  (EX0101) : Current top module is "FujiNet_Top"
WARN  (EX0211) : The output port "BusRQ" of module "Z80_Access" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Dads_Files\FujiNet_20K\src\Z80_Access.v":7)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ESP32_MOSI is unused("E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v":7)
WARN  (CV0016) : Input BussAvailable is unused("E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v":11)
WARN  (CV0017) : Inout MEMControl is unused("E:\Dads_Files\FujiNet_20K\src\FujiNet_Top.v":15)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Dads_Files\FujiNet_20K\impl\gwsynthesis\FujiNet_20K.vg" completed
[100%] Generate report file "E:\Dads_Files\FujiNet_20K\impl\gwsynthesis\FujiNet_20K_syn.rpt.html" completed
GowinSynthesis finish
