library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity dffAsync is
	port(clk,d,clr_n:in std_logic;
	q:out std_logic);
end dffAsync;

architecture rtl of dffAsync is
begin
	process(clk,clr_n)
	begin		
		if(clr_n='0')then
			q<='0';
		elsif (clk'EVENT and clk='1')then
			q<=d;
		end if;
	end process;
	
end rtl;