Analysis & Synthesis report for CPU32
Wed Dec 14 07:56:17 2016
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component|altsyncram_alu2:auto_generated
 16. Parameter Settings for User Entity Instance: CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "led_decoder:led_decoder3"
 27. Port Connectivity Checks: "led_decoder:led_decoder2"
 28. Port Connectivity Checks: "led_decoder:led_decoder1"
 29. Port Connectivity Checks: "led_decoder:led_decoder0"
 30. Port Connectivity Checks: "CPU:CPU0|ram:ram0|bram:bram0"
 31. Port Connectivity Checks: "CPU:CPU0"
 32. Port Connectivity Checks: "clock_prescaler:clock_prescaler0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 14 07:56:17 2016    ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; CPU32                                    ;
; Top-level Entity Name              ; CPU32                                    ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 13,247                                   ;
;     Total combinational functions  ; 12,312                                   ;
;     Dedicated logic registers      ; 1,170                                    ;
; Total registers                    ; 1170                                     ;
; Total pins                         ; 44                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 262,144                                  ;
; Embedded Multiplier 9-bit elements ; 16                                       ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU32              ; CPU32              ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                          ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+
; src/register_file.v                                      ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/register_file.v        ;
; src/ram.v                                                ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/ram.v                  ;
; src/program_counter.v                                    ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/program_counter.v      ;
; src/led_decoder.v                                        ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/led_decoder.v          ;
; src/hilo_register.v                                      ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/hilo_register.v        ;
; src/defines.v                                            ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/defines.v              ;
; src/decoder.v                                            ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/decoder.v              ;
; src/CPU32.v                                              ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/CPU32.v                ;
; src/CPU.v                                                ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/CPU.v                  ;
; src/clock_prescaler.v                                    ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/clock_prescaler.v      ;
; src/chattering_canceler.v                                ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/chattering_canceler.v  ;
; src/bram.v                                               ; yes             ; User Wizard-Generated File             ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/bram.v                 ;
; src/alu.v                                                ; yes             ; User Verilog HDL File                  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/alu.v                  ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf         ;
; db/altsyncram_alu2.tdf                                   ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/altsyncram_alu2.tdf     ;
; G:/Academic/ShortSemester/CO227/FPGA/CPU32/conf/demo.mif ; yes             ; Auto-Found Memory Initialization File  ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/conf/demo.mif              ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                           ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_divide.tdf         ;
; db/lpm_divide_92p.tdf                                    ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/lpm_divide_92p.tdf      ;
; db/abs_divider_4dg.tdf                                   ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/abs_divider_4dg.tdf     ;
; db/alt_u_div_6af.tdf                                     ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/alt_u_div_6af.tdf       ;
; db/add_sub_7pc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/add_sub_7pc.tdf         ;
; db/add_sub_8pc.tdf                                       ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/add_sub_8pc.tdf         ;
; db/lpm_abs_i0a.tdf                                       ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/lpm_abs_i0a.tdf         ;
; db/lpm_divide_hkm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/lpm_divide_hkm.tdf      ;
; db/sign_div_unsign_9nh.tdf                               ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/sign_div_unsign_9nh.tdf ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                           ; c:/altera/10.0/quartus/libraries/megafunctions/lpm_mult.tdf           ;
; db/mult_7dt.tdf                                          ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/mult_7dt.tdf            ;
; db/mult_46t.tdf                                          ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/mult_46t.tdf            ;
; db/lpm_divide_cqo.tdf                                    ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/lpm_divide_cqo.tdf      ;
; db/lpm_divide_kcm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/db/lpm_divide_kcm.tdf      ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 13,247                                   ;
;                                             ;                                          ;
; Total combinational functions               ; 12312                                    ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 7405                                     ;
;     -- 3 input functions                    ; 4248                                     ;
;     -- <=2 input functions                  ; 659                                      ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 8844                                     ;
;     -- arithmetic mode                      ; 3468                                     ;
;                                             ;                                          ;
; Total registers                             ; 1170                                     ;
;     -- Dedicated logic registers            ; 1170                                     ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 44                                       ;
; Total memory bits                           ; 262144                                   ;
; Embedded Multiplier 9-bit elements          ; 16                                       ;
; Maximum fan-out node                        ; clock_prescaler:clock_prescaler0|clk_cpu ;
; Maximum fan-out                             ; 1121                                     ;
; Total fan-out                               ; 49186                                    ;
; Average fan-out                             ; 3.61                                     ;
+---------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU32                                          ; 12312 (725)       ; 1170 (0)     ; 262144      ; 0          ; 16           ; 0       ; 8         ; 44   ; 0            ; |CPU32                                                                                                                                         ;              ;
;    |CPU:CPU0|                                   ; 11506 (128)       ; 1120 (0)     ; 262144      ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; |CPU32|CPU:CPU0                                                                                                                                ;              ;
;       |alu:alu0|                                ; 8892 (2770)       ; 0 (0)        ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0                                                                                                                       ;              ;
;          |lpm_divide:Div0|                      ; 1213 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0                                                                                                       ;              ;
;             |lpm_divide_92p:auto_generated|     ; 1213 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                         ;              ;
;                |abs_divider_4dg:divider|        ; 1213 (60)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                 ;              ;
;                   |alt_u_div_6af:divider|       ; 1085 (1082)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                           ;              ;
;                      |add_sub_7pc:add_sub_0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0     ;              ;
;                      |add_sub_8pc:add_sub_1|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1     ;              ;
;                   |lpm_abs_i0a:my_abs_den|      ; 35 (35)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                          ;              ;
;                   |lpm_abs_i0a:my_abs_num|      ; 33 (33)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                          ;              ;
;          |lpm_divide:Div1|                      ; 1107 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div1                                                                                                       ;              ;
;             |lpm_divide_hkm:auto_generated|     ; 1107 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|    ; 1107 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ;              ;
;                   |alt_u_div_6af:divider|       ; 1107 (1106)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ;              ;
;                      |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ;              ;
;          |lpm_divide:Mod0|                      ; 1270 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0                                                                                                       ;              ;
;             |lpm_divide_cqo:auto_generated|     ; 1270 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                         ;              ;
;                |abs_divider_4dg:divider|        ; 1270 (57)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                 ;              ;
;                   |alt_u_div_6af:divider|       ; 1149 (1148)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                           ;              ;
;                      |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1     ;              ;
;                   |lpm_abs_i0a:my_abs_den|      ; 31 (31)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                          ;              ;
;                   |lpm_abs_i0a:my_abs_num|      ; 33 (33)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                          ;              ;
;          |lpm_divide:Mod1|                      ; 1089 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod1                                                                                                       ;              ;
;             |lpm_divide_kcm:auto_generated|     ; 1089 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|    ; 1089 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                             ;              ;
;                   |alt_u_div_6af:divider|       ; 1089 (1089)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ;              ;
;          |lpm_divide:Mod2|                      ; 1272 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2                                                                                                       ;              ;
;             |lpm_divide_cqo:auto_generated|     ; 1272 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated                                                                         ;              ;
;                |abs_divider_4dg:divider|        ; 1272 (59)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                 ;              ;
;                   |alt_u_div_6af:divider|       ; 1149 (1148)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                           ;              ;
;                      |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1     ;              ;
;                   |lpm_abs_i0a:my_abs_den|      ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                          ;              ;
;                   |lpm_abs_i0a:my_abs_num|      ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                          ;              ;
;          |lpm_mult:Mult0|                       ; 92 (0)            ; 0 (0)        ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_mult:Mult0                                                                                                        ;              ;
;             |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_mult:Mult0|mult_46t:auto_generated                                                                                ;              ;
;          |lpm_mult:Mult1|                       ; 79 (0)            ; 0 (0)        ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_mult:Mult1                                                                                                        ;              ;
;             |mult_7dt:auto_generated|           ; 79 (79)           ; 0 (0)        ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |CPU32|CPU:CPU0|alu:alu0|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                ;              ;
;       |decoder:decoder0|                        ; 48 (48)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|decoder:decoder0                                                                                                               ;              ;
;       |hilo_register:hilo_register0|            ; 0 (0)             ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|hilo_register:hilo_register0                                                                                                   ;              ;
;       |program_counter:program_counter0|        ; 242 (242)         ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|program_counter:program_counter0                                                                                               ;              ;
;       |ram:ram0|                                ; 95 (95)           ; 32 (32)      ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|ram:ram0                                                                                                                       ;              ;
;          |bram:bram0|                           ; 0 (0)             ; 0 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|ram:ram0|bram:bram0                                                                                                            ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component                                                                            ;              ;
;                |altsyncram_alu2:auto_generated| ; 0 (0)             ; 0 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component|altsyncram_alu2:auto_generated                                             ;              ;
;       |register_file:register_file0|            ; 2101 (2101)       ; 992 (992)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|CPU:CPU0|register_file:register_file0                                                                                                   ;              ;
;    |chattering_canceler:chattering_canceler0|   ; 6 (6)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|chattering_canceler:chattering_canceler0                                                                                                ;              ;
;    |clock_prescaler:clock_prescaler0|           ; 47 (47)           ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|clock_prescaler:clock_prescaler0                                                                                                        ;              ;
;    |led_decoder:led_decoder0|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|led_decoder:led_decoder0                                                                                                                ;              ;
;    |led_decoder:led_decoder1|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|led_decoder:led_decoder1                                                                                                                ;              ;
;    |led_decoder:led_decoder2|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|led_decoder:led_decoder2                                                                                                                ;              ;
;    |led_decoder:led_decoder3|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU32|led_decoder:led_decoder3                                                                                                                ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; Name                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                      ;
+--------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+
; CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component|altsyncram_alu2:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/conf/demo.mif ;
+--------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |CPU32|CPU:CPU0|ram:ram0|bram:bram0 ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/src/bram.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------------+---------------------------------------------+
; Register name                                     ; Reason for Removal                          ;
+---------------------------------------------------+---------------------------------------------+
; CPU:CPU0|register_file:register_file0|regs[0][16] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][0]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][17] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][1]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][18] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][2]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][19] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][3]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][20] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][4]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][21] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][5]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][22] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][6]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][23] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][7]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][24] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][8]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][25] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][9]  ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][26] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][10] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][27] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][11] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][28] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][12] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][29] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][13] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][30] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][14] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][31] ; Stuck at GND due to stuck port clock_enable ;
; CPU:CPU0|register_file:register_file0|regs[0][15] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32            ;                                             ;
+---------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1170  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1120  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1088  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; CPU:CPU0|register_file:register_file0|regs[31][16]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][17]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][18]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][2]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][19]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][3]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][20]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][4]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][4]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][21]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][5]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][5]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][22]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][6]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][6]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][23]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][7]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][7]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][24]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][8]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][25]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][9]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][9]   ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][26]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][10]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][10]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][27]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][11]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][11]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][28]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][12]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][12]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][29]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][13]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][13]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][30]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[29][14]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][14]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][31]  ; 4       ;
; CPU:CPU0|register_file:register_file0|regs[31][15]  ; 4       ;
; chattering_canceler:chattering_canceler0|buffer[0]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[1]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[2]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[3]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[4]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[5]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[6]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[7]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[8]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[9]  ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[10] ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[11] ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[12] ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[13] ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[14] ; 2       ;
; chattering_canceler:chattering_canceler0|buffer[15] ; 1       ;
; Total number of inverted registers = 56             ;         ;
+-----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 66:1               ; 2 bits    ; 88 LEs        ; 2 LEs                ; 86 LEs                 ; Yes        ; |CPU32|CPU:CPU0|program_counter:program_counter0|pc[0]  ;
; 74:1               ; 4 bits    ; 196 LEs       ; 8 LEs                ; 188 LEs                ; Yes        ; |CPU32|CPU:CPU0|program_counter:program_counter0|pc[31] ;
; 74:1               ; 21 bits   ; 1029 LEs      ; 63 LEs               ; 966 LEs                ; Yes        ; |CPU32|CPU:CPU0|program_counter:program_counter0|pc[23] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 6 LEs                ; 38 LEs                 ; Yes        ; |CPU32|CPU:CPU0|program_counter:program_counter0|pc[3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftLeft2                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|ram:ram0|ShiftRight0                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux7                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux17                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftRight4                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|ram:ram0|bt_en[0]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|reg_wr_adrs[2]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftRight4                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|register_file:register_file0|Mux63      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|register_file:register_file0|Mux117     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|register_file:register_file0|Mux29      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftRight4                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |CPU32|CPU:CPU0|reg_wr_data[29]                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftRight4                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |CPU32|CPU:CPU0|alu:alu0|ShiftRight4                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |CPU32|CPU:CPU0|reg_wr_data[13]                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CPU32|CPU:CPU0|reg_wr_data[6]                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |CPU32|CPU:CPU0|reg_wr_data[2]                          ;
; 68:1               ; 16 bits   ; 720 LEs       ; 720 LEs              ; 0 LEs                  ; No         ; |CPU32|led_out_half[7]                                  ;
; 55:1               ; 14 bits   ; 504 LEs       ; 280 LEs              ; 224 LEs                ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux65                          ;
; 29:1               ; 15 bits   ; 285 LEs       ; 165 LEs              ; 120 LEs                ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux38                          ;
; 54:1               ; 7 bits    ; 252 LEs       ; 147 LEs              ; 105 LEs                ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux87                          ;
; 30:1               ; 14 bits   ; 280 LEs       ; 196 LEs              ; 84 LEs                 ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux53                          ;
; 56:1               ; 4 bits    ; 148 LEs       ; 92 LEs               ; 56 LEs                 ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux91                          ;
; 58:1               ; 2 bits    ; 76 LEs        ; 48 LEs               ; 28 LEs                 ; No         ; |CPU32|CPU:CPU0|alu:alu0|Mux93                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component|altsyncram_alu2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component      ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Signed Integer ;
; WIDTHAD_A                          ; 13                                                       ; Signed Integer ;
; NUMWORDS_A                         ; 8192                                                     ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 32                                                       ; Signed Integer ;
; WIDTHAD_B                          ; 13                                                       ; Signed Integer ;
; NUMWORDS_B                         ; 8192                                                     ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK0                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                        ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 4                                                        ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M9K                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; G:/Academic/ShortSemester/CO227/FPGA/CPU32/conf/demo.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_alu2                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:CPU0|alu:alu0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 32                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 2                                ;
; Entity Instance                       ; CPU:CPU0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                               ;
;     -- LPM_WIDTHB                     ; 32                               ;
;     -- LPM_WIDTHP                     ; 64                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; CPU:CPU0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                               ;
;     -- LPM_WIDTHB                     ; 32                               ;
;     -- LPM_WIDTHP                     ; 64                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "led_decoder:led_decoder3" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; dot_in ; Input ; Info     ; Stuck at GND             ;
; en     ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "led_decoder:led_decoder2" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; dot_in ; Input ; Info     ; Stuck at GND             ;
; en     ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "led_decoder:led_decoder1" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; dot_in ; Input ; Info     ; Stuck at GND             ;
; en     ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "led_decoder:led_decoder0" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; en   ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0|ram:ram0|bram:bram0" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; byteena_a ; Input ; Info     ; Stuck at GND              ;
; data_a    ; Input ; Info     ; Stuck at GND              ;
; wren_a    ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU0"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_prescaler:clock_prescaler0"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_stp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Dec 14 07:55:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU32 -c CPU32
Info: Found 1 design units, including 1 entities, in source file src/register_file.v
    Info: Found entity 1: register_file
Info: Found 1 design units, including 1 entities, in source file src/ram.v
    Info: Found entity 1: ram
Info: Found 1 design units, including 1 entities, in source file src/program_counter.v
    Info: Found entity 1: program_counter
Info: Found 1 design units, including 1 entities, in source file src/led_decoder.v
    Info: Found entity 1: led_decoder
Info: Found 1 design units, including 1 entities, in source file src/hilo_register.v
    Info: Found entity 1: hilo_register
Info: Found 0 design units, including 0 entities, in source file src/defines.v
Info: Found 1 design units, including 1 entities, in source file src/decoder.v
    Info: Found entity 1: decoder
Info: Found 1 design units, including 1 entities, in source file src/cpu32.v
    Info: Found entity 1: CPU32
Info: Found 1 design units, including 1 entities, in source file src/cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file src/clock_prescaler.v
    Info: Found entity 1: clock_prescaler
Info: Found 1 design units, including 1 entities, in source file src/chattering_canceler.v
    Info: Found entity 1: chattering_canceler
Info: Found 1 design units, including 1 entities, in source file src/bram.v
    Info: Found entity 1: bram
Info: Found 1 design units, including 1 entities, in source file src/alu.v
    Info: Found entity 1: alu
Info: Elaborating entity "CPU32" for the top level hierarchy
Info: Elaborating entity "chattering_canceler" for hierarchy "chattering_canceler:chattering_canceler0"
Info: Elaborating entity "clock_prescaler" for hierarchy "clock_prescaler:clock_prescaler0"
Info: Elaborating entity "CPU" for hierarchy "CPU:CPU0"
Info: Elaborating entity "program_counter" for hierarchy "CPU:CPU0|program_counter:program_counter0"
Info: Elaborating entity "register_file" for hierarchy "CPU:CPU0|register_file:register_file0"
Warning (10240): Verilog HDL Always Construct warning at register_file.v(32): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "hilo_register" for hierarchy "CPU:CPU0|hilo_register:hilo_register0"
Info: Elaborating entity "alu" for hierarchy "CPU:CPU0|alu:alu0"
Info: Elaborating entity "decoder" for hierarchy "CPU:CPU0|decoder:decoder0"
Info: Elaborating entity "ram" for hierarchy "CPU:CPU0|ram:ram0"
Info: Elaborating entity "bram" for hierarchy "CPU:CPU0|ram:ram0|bram:bram0"
Info: Elaborating entity "altsyncram" for hierarchy "CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byteena_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "G:/Academic/ShortSemester/CO227/FPGA/CPU32/conf/demo.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "numwords_b" = "8192"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "widthad_b" = "13"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_alu2.tdf
    Info: Found entity 1: altsyncram_alu2
Info: Elaborating entity "altsyncram_alu2" for hierarchy "CPU:CPU0|ram:ram0|bram:bram0|altsyncram:altsyncram_component|altsyncram_alu2:auto_generated"
Critical Warning: Memory depth (8192) in the design file differs from memory depth (7) in the Memory Initialization File "demo.mif" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "led_decoder" for hierarchy "led_decoder:led_decoder0"
Info: Inferred 7 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|alu:alu0|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|alu:alu0|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:CPU0|alu:alu0|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:CPU0|alu:alu0|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|alu:alu0|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|alu:alu0|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:CPU0|alu:alu0|Mod0"
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_divide:Div0"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info: Found entity 1: lpm_divide_92p
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info: Found entity 1: alt_u_div_6af
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info: Found entity 1: add_sub_7pc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info: Found entity 1: add_sub_8pc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info: Found entity 1: lpm_abs_i0a
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_divide:Div1"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info: Found entity 1: lpm_divide_hkm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_mult:Mult1"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info: Found entity 1: mult_7dt
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_mult:Mult0"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info: Found entity 1: mult_46t
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_divide:Mod2"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info: Found entity 1: lpm_divide_cqo
Info: Elaborated megafunction instantiation "CPU:CPU0|alu:alu0|lpm_divide:Mod1"
Info: Instantiated megafunction "CPU:CPU0|alu:alu0|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info: Found entity 1: lpm_divide_kcm
Info: Ignored 471 buffer(s)
    Info: Ignored 1 CARRY_SUM buffer(s)
    Info: Ignored 470 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0_n[7]" is stuck at GND
    Warning (13410): Pin "led1_n[7]" is stuck at GND
    Warning (13410): Pin "led2_n[7]" is stuck at GND
    Warning (13410): Pin "led3_n[7]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[6]"
Info: Implemented 13467 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 32 output pins
    Info: Implemented 13375 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 16 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Wed Dec 14 07:56:17 2016
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:01:09


