{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 20:57:09 2022 " "Info: Processing started: Thu May 19 20:57:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 16 " "Info: Parallel compilation is enabled and will use 4 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR14 " "Info: Assuming node \"UIR14\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1880 1896 -1432 "UIR14" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR13 " "Info: Assuming node \"UIR13\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1864 1880 -1432 "UIR13" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR5 " "Info: Assuming node \"UIR5\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1968 1984 1920 "CK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR15 " "Info: Assuming node \"UIR15\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1896 1912 -1432 "UIR15" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "UIR12 " "Info: Assuming node \"UIR12\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1152 0 16 -984 "UIR12" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPMAR " "Info: Detected gated clock \"CPMAR\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 3168 3216 -624 "CPMAR" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMAR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPPSW " "Info: Detected gated clock \"CPPSW\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -896 -24 24 -832 "CPPSW" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPSW" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RigisterGroup:inst3\|andR0 " "Info: Detected gated clock \"RigisterGroup:inst3\|andR0\" as buffer" {  } { { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1216 1264 392 "andR0" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RigisterGroup:inst3\|andR0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RigisterGroup:inst3\|andR2 " "Info: Detected gated clock \"RigisterGroup:inst3\|andR2\" as buffer" {  } { { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RigisterGroup:inst3\|andR2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RigisterGroup:inst3\|andR1 " "Info: Detected gated clock \"RigisterGroup:inst3\|andR1\" as buffer" {  } { { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RigisterGroup:inst3\|andR1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "My_38:inst10\|inst14~4 " "Info: Detected gated clock \"My_38:inst10\|inst14~4\" as buffer" {  } { { "My_38.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_38.bdf" { { 472 520 584 520 "inst14" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "My_38:inst10\|inst14~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rigister8bit05:IR\|inst6 " "Info: Detected ripple clock \"Rigister8bit05:IR\|inst6\" as buffer" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 784 616 680 864 "inst6" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rigister8bit05:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RigisterGroup:inst3\|andR3 " "Info: Detected gated clock \"RigisterGroup:inst3\|andR3\" as buffer" {  } { { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1488 1536 392 "andR3" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RigisterGroup:inst3\|andR3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPIR " "Info: Detected gated clock \"CPIR\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPIR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPMDR " "Info: Detected gated clock \"CPMDR\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2968 3016 -624 "CPMDR" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPMDR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Rigister8bit05:IR\|inst7 " "Info: Detected ripple clock \"Rigister8bit05:IR\|inst7\" as buffer" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rigister8bit05:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPZ " "Info: Detected gated clock \"CPZ\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPZ" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPPC " "Info: Detected gated clock \"CPPC\" as buffer" {  } { { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 1792 1840 -624 "CPPC" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPPC" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR14 register RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 register 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 100.02 MHz 9.998 ns Internal " "Info: Clock \"UIR14\" has Internal fmax of 100.02 MHz between source register \"RigisterGroup:inst3\|Rigister8bit05:R2\|inst7\" and destination register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" (period= 9.998 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.129 ns + Longest register register " "Info: + Longest register to register delay is 8.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 1 REG LCFF_X8_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns DataChooser8bit21:A\|inst26~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:A\|inst26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.319 ns) 1.961 ns DataChooser8bit21:A\|inst26~5 3 COMB LCCOMB_X10_Y6_N0 2 " "Info: 3: + IC(1.006 ns) + CELL(0.319 ns) = 1.961 ns; Loc. = LCCOMB_X10_Y6_N0; Fanout = 2; COMB Node = 'DataChooser8bit21:A\|inst26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 3.357 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 4 COMB LCCOMB_X9_Y7_N26 2 " "Info: 4: + IC(1.030 ns) + CELL(0.366 ns) = 3.357 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.364 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 5 COMB LCCOMB_X9_Y7_N28 2 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.947 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 6 COMB LCCOMB_X9_Y7_N22 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.529 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 7 COMB LCCOMB_X9_Y7_N10 2 " "Info: 7: + IC(0.376 ns) + CELL(0.206 ns) = 5.529 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 6.120 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 8 COMB LCCOMB_X9_Y7_N30 2 " "Info: 8: + IC(0.385 ns) + CELL(0.206 ns) = 6.120 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.701 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 9 COMB LCCOMB_X9_Y7_N18 2 " "Info: 9: + IC(0.375 ns) + CELL(0.206 ns) = 6.701 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 7.285 ns Add_8:ALU\|My_Full_Adder:inst13\|inst10~0 10 COMB LCCOMB_X9_Y7_N4 2 " "Info: 10: + IC(0.378 ns) + CELL(0.206 ns) = 7.285 ns; Loc. = LCCOMB_X9_Y7_N4; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.366 ns) 8.021 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0 11 COMB LCCOMB_X9_Y7_N0 1 " "Info: 11: + IC(0.370 ns) + CELL(0.366 ns) = 8.021 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.129 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 12 REG LCFF_X9_Y7_N1 10 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.129 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.019 ns ( 37.14 % ) " "Info: Total cell delay = 3.019 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 62.86 % ) " "Info: Total interconnect delay = 5.110 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.605 ns - Smallest " "Info: - Smallest clock skew is -1.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR14 destination 9.623 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR14\" to destination register is 9.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR14 1 CLK PIN_108 6 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 6; CLK Node = 'UIR14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1880 1896 -1432 "UIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.261 ns) + CELL(0.499 ns) 4.765 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.261 ns) + CELL(0.499 ns) = 4.765 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { UIR14 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 8.051 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 8.051 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.623 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.623 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 22.55 % ) " "Info: Total cell delay = 2.170 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.453 ns ( 77.45 % ) " "Info: Total interconnect delay = 7.453 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR14 source 11.228 ns - Longest register " "Info: - Longest clock path from clock \"UIR14\" to source register is 11.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR14 1 CLK PIN_108 6 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 6; CLK Node = 'UIR14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1880 1896 -1432 "UIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(0.206 ns) 4.069 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.858 ns) + CELL(0.206 ns) = 4.069 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { UIR14 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 6.823 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 6.823 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.202 ns) 7.801 ns RigisterGroup:inst3\|andR2 4 COMB LCCOMB_X8_Y6_N8 1 " "Info: 4: + IC(0.776 ns) + CELL(0.202 ns) = 7.801 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 9.650 ns RigisterGroup:inst3\|andR2~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(1.849 ns) + CELL(0.000 ns) = 9.650 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 11.228 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 6 REG LCFF_X8_Y6_N23 2 " "Info: 6: + IC(0.912 ns) + CELL(0.666 ns) = 11.228 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.049 ns ( 27.16 % ) " "Info: Total cell delay = 3.049 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.179 ns ( 72.84 % ) " "Info: Total interconnect delay = 8.179 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.228 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.228 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.228 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.228 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.228 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.228 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR13 register RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 register 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 97.89 MHz 10.216 ns Internal " "Info: Clock \"UIR13\" has Internal fmax of 97.89 MHz between source register \"RigisterGroup:inst3\|Rigister8bit05:R2\|inst7\" and destination register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" (period= 10.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.129 ns + Longest register register " "Info: + Longest register to register delay is 8.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 1 REG LCFF_X8_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns DataChooser8bit21:A\|inst26~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:A\|inst26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.319 ns) 1.961 ns DataChooser8bit21:A\|inst26~5 3 COMB LCCOMB_X10_Y6_N0 2 " "Info: 3: + IC(1.006 ns) + CELL(0.319 ns) = 1.961 ns; Loc. = LCCOMB_X10_Y6_N0; Fanout = 2; COMB Node = 'DataChooser8bit21:A\|inst26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 3.357 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 4 COMB LCCOMB_X9_Y7_N26 2 " "Info: 4: + IC(1.030 ns) + CELL(0.366 ns) = 3.357 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.364 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 5 COMB LCCOMB_X9_Y7_N28 2 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.947 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 6 COMB LCCOMB_X9_Y7_N22 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.529 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 7 COMB LCCOMB_X9_Y7_N10 2 " "Info: 7: + IC(0.376 ns) + CELL(0.206 ns) = 5.529 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 6.120 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 8 COMB LCCOMB_X9_Y7_N30 2 " "Info: 8: + IC(0.385 ns) + CELL(0.206 ns) = 6.120 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.701 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 9 COMB LCCOMB_X9_Y7_N18 2 " "Info: 9: + IC(0.375 ns) + CELL(0.206 ns) = 6.701 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 7.285 ns Add_8:ALU\|My_Full_Adder:inst13\|inst10~0 10 COMB LCCOMB_X9_Y7_N4 2 " "Info: 10: + IC(0.378 ns) + CELL(0.206 ns) = 7.285 ns; Loc. = LCCOMB_X9_Y7_N4; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.366 ns) 8.021 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0 11 COMB LCCOMB_X9_Y7_N0 1 " "Info: 11: + IC(0.370 ns) + CELL(0.366 ns) = 8.021 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.129 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 12 REG LCFF_X9_Y7_N1 10 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.129 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.019 ns ( 37.14 % ) " "Info: Total cell delay = 3.019 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 62.86 % ) " "Info: Total interconnect delay = 5.110 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.823 ns - Smallest " "Info: - Smallest clock skew is -1.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR13 destination 9.603 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR13\" to destination register is 9.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR13 1 CLK PIN_106 6 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 6; CLK Node = 'UIR13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1864 1880 -1432 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.243 ns) + CELL(0.487 ns) 4.745 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.243 ns) + CELL(0.487 ns) = 4.745 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { UIR13 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 8.031 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 8.031 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.603 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.603 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 22.58 % ) " "Info: Total cell delay = 2.168 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.435 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.435 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR13 source 11.426 ns - Longest register " "Info: - Longest clock path from clock \"UIR13\" to source register is 11.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR13 1 CLK PIN_106 6 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 6; CLK Node = 'UIR13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1864 1880 -1432 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(0.370 ns) 4.267 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.882 ns) + CELL(0.370 ns) = 4.267 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { UIR13 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 7.021 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 7.021 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.202 ns) 7.999 ns RigisterGroup:inst3\|andR2 4 COMB LCCOMB_X8_Y6_N8 1 " "Info: 4: + IC(0.776 ns) + CELL(0.202 ns) = 7.999 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 9.848 ns RigisterGroup:inst3\|andR2~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(1.849 ns) + CELL(0.000 ns) = 9.848 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 11.426 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 6 REG LCFF_X8_Y6_N23 2 " "Info: 6: + IC(0.912 ns) + CELL(0.666 ns) = 11.426 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.223 ns ( 28.21 % ) " "Info: Total cell delay = 3.223 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.203 ns ( 71.79 % ) " "Info: Total interconnect delay = 8.203 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.426 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.426 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.426 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.426 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.426 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.426 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR5 register RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 register Rigister8bit05:PSW\|inst4 88.0 MHz 11.363 ns Internal " "Info: Clock \"UIR5\" has Internal fmax of 88.0 MHz between source register \"RigisterGroup:inst3\|Rigister8bit05:R2\|inst7\" and destination register \"Rigister8bit05:PSW\|inst4\" (period= 11.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.866 ns + Longest register register " "Info: + Longest register to register delay is 8.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 1 REG LCFF_X8_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns DataChooser8bit21:A\|inst26~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:A\|inst26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.319 ns) 1.961 ns DataChooser8bit21:A\|inst26~5 3 COMB LCCOMB_X10_Y6_N0 2 " "Info: 3: + IC(1.006 ns) + CELL(0.319 ns) = 1.961 ns; Loc. = LCCOMB_X10_Y6_N0; Fanout = 2; COMB Node = 'DataChooser8bit21:A\|inst26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 3.357 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 4 COMB LCCOMB_X9_Y7_N26 2 " "Info: 4: + IC(1.030 ns) + CELL(0.366 ns) = 3.357 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.364 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 5 COMB LCCOMB_X9_Y7_N28 2 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.947 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 6 COMB LCCOMB_X9_Y7_N22 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.529 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 7 COMB LCCOMB_X9_Y7_N10 2 " "Info: 7: + IC(0.376 ns) + CELL(0.206 ns) = 5.529 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 6.120 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 8 COMB LCCOMB_X9_Y7_N30 2 " "Info: 8: + IC(0.385 ns) + CELL(0.206 ns) = 6.120 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.701 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 9 COMB LCCOMB_X9_Y7_N18 2 " "Info: 9: + IC(0.375 ns) + CELL(0.206 ns) = 6.701 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 7.285 ns Add_8:ALU\|My_Full_Adder:inst13\|inst13~0 10 COMB LCCOMB_X9_Y7_N6 4 " "Info: 10: + IC(0.378 ns) + CELL(0.206 ns) = 7.285 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 4; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 7.884 ns Add_8:ALU\|My_Full_Adder:inst4\|inst10~0 11 COMB LCCOMB_X9_Y7_N12 2 " "Info: 11: + IC(0.393 ns) + CELL(0.206 ns) = 7.884 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst4\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.202 ns) 8.758 ns inst5~2 12 COMB LCCOMB_X10_Y7_N2 1 " "Info: 12: + IC(0.672 ns) + CELL(0.202 ns) = 8.758 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 1; COMB Node = 'inst5~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -24 152 216 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.866 ns Rigister8bit05:PSW\|inst4 13 REG LCFF_X10_Y7_N3 1 " "Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 8.866 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 34.53 % ) " "Info: Total cell delay = 3.061 ns ( 34.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.805 ns ( 65.47 % ) " "Info: Total interconnect delay = 5.805 ns ( 65.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.233 ns - Smallest " "Info: - Smallest clock skew is -2.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 destination 11.124 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR5\" to destination register is 11.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.512 ns) + CELL(0.366 ns) 9.897 ns CPPSW 3 COMB LCCOMB_X10_Y7_N14 4 " "Info: 3: + IC(6.512 ns) + CELL(0.366 ns) = 9.897 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 4; COMB Node = 'CPPSW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { inst9 CPPSW } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -896 -24 24 -832 "CPPSW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.666 ns) 11.124 ns Rigister8bit05:PSW\|inst4 4 REG LCFF_X10_Y7_N3 1 " "Info: 4: + IC(0.561 ns) + CELL(0.666 ns) = 11.124 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 19.97 % ) " "Info: Total cell delay = 2.222 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.902 ns ( 80.03 % ) " "Info: Total interconnect delay = 8.902 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.124 ns" { UIR5 inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.124 ns" { UIR5 {} UIR5~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.829ns 6.512ns 0.561ns } { 0.000ns 0.984ns 0.206ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 source 13.357 ns - Longest register " "Info: - Longest clock path from clock \"UIR5\" to source register is 13.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(0.580 ns) 6.198 ns CPIR 3 COMB LCCOMB_X10_Y7_N30 8 " "Info: 3: + IC(2.599 ns) + CELL(0.580 ns) = 6.198 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { inst9 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 8.952 ns Rigister8bit05:IR\|inst7 4 REG LCFF_X8_Y6_N17 18 " "Info: 4: + IC(1.784 ns) + CELL(0.970 ns) = 8.952 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.202 ns) 9.930 ns RigisterGroup:inst3\|andR2 5 COMB LCCOMB_X8_Y6_N8 1 " "Info: 5: + IC(0.776 ns) + CELL(0.202 ns) = 9.930 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 11.779 ns RigisterGroup:inst3\|andR2~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(1.849 ns) + CELL(0.000 ns) = 11.779 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 13.357 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 7 REG LCFF_X8_Y6_N23 2 " "Info: 7: + IC(0.912 ns) + CELL(0.666 ns) = 13.357 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.608 ns ( 27.01 % ) " "Info: Total cell delay = 3.608 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.749 ns ( 72.99 % ) " "Info: Total interconnect delay = 9.749 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.357 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.357 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.124 ns" { UIR5 inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.124 ns" { UIR5 {} UIR5~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.829ns 6.512ns 0.561ns } { 0.000ns 0.984ns 0.206ns 0.366ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.357 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.357 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.124 ns" { UIR5 inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.124 ns" { UIR5 {} UIR5~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.829ns 6.512ns 0.561ns } { 0.000ns 0.984ns 0.206ns 0.366ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.357 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.357 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 register Rigister8bit05:PSW\|inst4 88.0 MHz 11.363 ns Internal " "Info: Clock \"CK\" has Internal fmax of 88.0 MHz between source register \"RigisterGroup:inst3\|Rigister8bit05:R2\|inst7\" and destination register \"Rigister8bit05:PSW\|inst4\" (period= 11.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.866 ns + Longest register register " "Info: + Longest register to register delay is 8.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 1 REG LCFF_X8_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns DataChooser8bit21:A\|inst26~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:A\|inst26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.319 ns) 1.961 ns DataChooser8bit21:A\|inst26~5 3 COMB LCCOMB_X10_Y6_N0 2 " "Info: 3: + IC(1.006 ns) + CELL(0.319 ns) = 1.961 ns; Loc. = LCCOMB_X10_Y6_N0; Fanout = 2; COMB Node = 'DataChooser8bit21:A\|inst26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 3.357 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 4 COMB LCCOMB_X9_Y7_N26 2 " "Info: 4: + IC(1.030 ns) + CELL(0.366 ns) = 3.357 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.364 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 5 COMB LCCOMB_X9_Y7_N28 2 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.947 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 6 COMB LCCOMB_X9_Y7_N22 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.529 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 7 COMB LCCOMB_X9_Y7_N10 2 " "Info: 7: + IC(0.376 ns) + CELL(0.206 ns) = 5.529 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 6.120 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 8 COMB LCCOMB_X9_Y7_N30 2 " "Info: 8: + IC(0.385 ns) + CELL(0.206 ns) = 6.120 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.701 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 9 COMB LCCOMB_X9_Y7_N18 2 " "Info: 9: + IC(0.375 ns) + CELL(0.206 ns) = 6.701 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 7.285 ns Add_8:ALU\|My_Full_Adder:inst13\|inst13~0 10 COMB LCCOMB_X9_Y7_N6 4 " "Info: 10: + IC(0.378 ns) + CELL(0.206 ns) = 7.285 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 4; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 7.884 ns Add_8:ALU\|My_Full_Adder:inst4\|inst10~0 11 COMB LCCOMB_X9_Y7_N12 2 " "Info: 11: + IC(0.393 ns) + CELL(0.206 ns) = 7.884 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst4\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.202 ns) 8.758 ns inst5~2 12 COMB LCCOMB_X10_Y7_N2 1 " "Info: 12: + IC(0.672 ns) + CELL(0.202 ns) = 8.758 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 1; COMB Node = 'inst5~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -24 152 216 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.866 ns Rigister8bit05:PSW\|inst4 13 REG LCFF_X10_Y7_N3 1 " "Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 8.866 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 34.53 % ) " "Info: Total cell delay = 3.061 ns ( 34.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.805 ns ( 65.47 % ) " "Info: Total interconnect delay = 5.805 ns ( 65.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.233 ns - Smallest " "Info: - Smallest clock skew is -2.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 10.630 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 10.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1968 1984 1920 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.366 ns) 2.525 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.009 ns) + CELL(0.366 ns) = 2.525 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { CK inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.512 ns) + CELL(0.366 ns) 9.403 ns CPPSW 3 COMB LCCOMB_X10_Y7_N14 4 " "Info: 3: + IC(6.512 ns) + CELL(0.366 ns) = 9.403 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 4; COMB Node = 'CPPSW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { inst9 CPPSW } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -896 -24 24 -832 "CPPSW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.666 ns) 10.630 ns Rigister8bit05:PSW\|inst4 4 REG LCFF_X10_Y7_N3 1 " "Info: 4: + IC(0.561 ns) + CELL(0.666 ns) = 10.630 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.548 ns ( 23.97 % ) " "Info: Total cell delay = 2.548 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.082 ns ( 76.03 % ) " "Info: Total interconnect delay = 8.082 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.630 ns" { CK inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.630 ns" { CK {} CK~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.009ns 6.512ns 0.561ns } { 0.000ns 1.150ns 0.366ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 12.863 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 12.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1968 1984 1920 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.366 ns) 2.525 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.009 ns) + CELL(0.366 ns) = 2.525 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { CK inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(0.580 ns) 5.704 ns CPIR 3 COMB LCCOMB_X10_Y7_N30 8 " "Info: 3: + IC(2.599 ns) + CELL(0.580 ns) = 5.704 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { inst9 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 8.458 ns Rigister8bit05:IR\|inst7 4 REG LCFF_X8_Y6_N17 18 " "Info: 4: + IC(1.784 ns) + CELL(0.970 ns) = 8.458 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.202 ns) 9.436 ns RigisterGroup:inst3\|andR2 5 COMB LCCOMB_X8_Y6_N8 1 " "Info: 5: + IC(0.776 ns) + CELL(0.202 ns) = 9.436 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 11.285 ns RigisterGroup:inst3\|andR2~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(1.849 ns) + CELL(0.000 ns) = 11.285 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 12.863 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 7 REG LCFF_X8_Y6_N23 2 " "Info: 7: + IC(0.912 ns) + CELL(0.666 ns) = 12.863 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.934 ns ( 30.58 % ) " "Info: Total cell delay = 3.934 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.929 ns ( 69.42 % ) " "Info: Total interconnect delay = 8.929 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.863 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.863 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.630 ns" { CK inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.630 ns" { CK {} CK~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.009ns 6.512ns 0.561ns } { 0.000ns 1.150ns 0.366ns 0.366ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.863 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.863 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.630 ns" { CK inst9 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.630 ns" { CK {} CK~combout {} inst9 {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 1.009ns 6.512ns 0.561ns } { 0.000ns 1.150ns 0.366ns 0.366ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.863 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.863 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "UIR15 register RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 register 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 99.65 MHz 10.035 ns Internal " "Info: Clock \"UIR15\" has Internal fmax of 99.65 MHz between source register \"RigisterGroup:inst3\|Rigister8bit05:R2\|inst7\" and destination register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" (period= 10.035 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.129 ns + Longest register register " "Info: + Longest register to register delay is 8.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 1 REG LCFF_X8_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns DataChooser8bit21:A\|inst26~0 2 COMB LCCOMB_X8_Y6_N26 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X8_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:A\|inst26~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.319 ns) 1.961 ns DataChooser8bit21:A\|inst26~5 3 COMB LCCOMB_X10_Y6_N0 2 " "Info: 3: + IC(1.006 ns) + CELL(0.319 ns) = 1.961 ns; Loc. = LCCOMB_X10_Y6_N0; Fanout = 2; COMB Node = 'DataChooser8bit21:A\|inst26~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 3.357 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 4 COMB LCCOMB_X9_Y7_N26 2 " "Info: 4: + IC(1.030 ns) + CELL(0.366 ns) = 3.357 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 4.364 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 5 COMB LCCOMB_X9_Y7_N28 2 " "Info: 5: + IC(0.383 ns) + CELL(0.624 ns) = 4.364 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.947 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 6 COMB LCCOMB_X9_Y7_N22 2 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 4.947 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.529 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 7 COMB LCCOMB_X9_Y7_N10 2 " "Info: 7: + IC(0.376 ns) + CELL(0.206 ns) = 5.529 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 6.120 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 8 COMB LCCOMB_X9_Y7_N30 2 " "Info: 8: + IC(0.385 ns) + CELL(0.206 ns) = 6.120 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.701 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 9 COMB LCCOMB_X9_Y7_N18 2 " "Info: 9: + IC(0.375 ns) + CELL(0.206 ns) = 6.701 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 7.285 ns Add_8:ALU\|My_Full_Adder:inst13\|inst10~0 10 COMB LCCOMB_X9_Y7_N4 2 " "Info: 10: + IC(0.378 ns) + CELL(0.206 ns) = 7.285 ns; Loc. = LCCOMB_X9_Y7_N4; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.366 ns) 8.021 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0 11 COMB LCCOMB_X9_Y7_N0 1 " "Info: 11: + IC(0.370 ns) + CELL(0.366 ns) = 8.021 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 600 664 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.129 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 12 REG LCFF_X9_Y7_N1 10 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 8.129 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.019 ns ( 37.14 % ) " "Info: Total cell delay = 3.019 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.110 ns ( 62.86 % ) " "Info: Total interconnect delay = 5.110 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.642 ns - Smallest " "Info: - Smallest clock skew is -1.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR15 destination 9.465 ns + Shortest register " "Info: + Shortest clock path from clock \"UIR15\" to destination register is 9.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns UIR15 1 CLK PIN_110 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 9; CLK Node = 'UIR15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1896 1912 -1432 "UIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.252 ns) + CELL(0.370 ns) 4.607 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.252 ns) + CELL(0.370 ns) = 4.607 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { UIR15 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 7.893 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.465 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.465 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 21.35 % ) " "Info: Total cell delay = 2.021 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.444 ns ( 78.65 % ) " "Info: Total interconnect delay = 7.444 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR15 source 11.107 ns - Longest register " "Info: - Longest clock path from clock \"UIR15\" to source register is 11.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns UIR15 1 CLK PIN_110 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 9; CLK Node = 'UIR15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1896 1912 -1432 "UIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.499 ns) 3.948 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.464 ns) + CELL(0.499 ns) = 3.948 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { UIR15 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 6.702 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 6.702 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.202 ns) 7.680 ns RigisterGroup:inst3\|andR2 4 COMB LCCOMB_X8_Y6_N8 1 " "Info: 4: + IC(0.776 ns) + CELL(0.202 ns) = 7.680 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 9.529 ns RigisterGroup:inst3\|andR2~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(1.849 ns) + CELL(0.000 ns) = 9.529 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1392 1440 392 "andR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 11.107 ns RigisterGroup:inst3\|Rigister8bit05:R2\|inst7 6 REG LCFF_X8_Y6_N23 2 " "Info: 6: + IC(0.912 ns) + CELL(0.666 ns) = 11.107 ns; Loc. = LCFF_X8_Y6_N23; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R2\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.322 ns ( 29.91 % ) " "Info: Total cell delay = 3.322 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.785 ns ( 70.09 % ) " "Info: Total interconnect delay = 7.785 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 DataChooser8bit21:A|inst26~0 DataChooser8bit21:A|inst26~5 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst10~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} DataChooser8bit21:A|inst26~0 {} DataChooser8bit21:A|inst26~5 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst10~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst7~0 {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.430ns 1.006ns 1.030ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.370ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.366ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.107 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR2 RigisterGroup:inst3|andR2~clkctrl RigisterGroup:inst3|Rigister8bit05:R2|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.107 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR2 {} RigisterGroup:inst3|andR2~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R2|inst7 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.776ns 1.849ns 0.912ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "UIR12 " "Info: No valid register-to-register data paths exist for clock \"UIR12\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UIR14 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"UIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 UIR14 549 ps " "Info: Found hold time violation between source  pin or register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" and destination pin or register \"RigisterGroup:inst3\|Rigister8bit05:R1\|inst1\" for clock \"UIR14\" (Hold time is 549 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.779 ns + Largest " "Info: + Largest clock skew is 1.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR14 destination 11.402 ns + Longest register " "Info: + Longest clock path from clock \"UIR14\" to destination register is 11.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR14 1 CLK PIN_108 6 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 6; CLK Node = 'UIR14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1880 1896 -1432 "UIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(0.206 ns) 4.069 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.858 ns) + CELL(0.206 ns) = 4.069 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { UIR14 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 6.823 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 6.823 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 7.970 ns RigisterGroup:inst3\|andR1 4 COMB LCCOMB_X8_Y6_N24 1 " "Info: 4: + IC(0.496 ns) + CELL(0.651 ns) = 7.970 ns; Loc. = LCCOMB_X8_Y6_N24; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 9.832 ns RigisterGroup:inst3\|andR1~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.862 ns) + CELL(0.000 ns) = 9.832 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.402 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 6 REG LCFF_X8_Y7_N11 2 " "Info: 6: + IC(0.904 ns) + CELL(0.666 ns) = 11.402 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.498 ns ( 30.68 % ) " "Info: Total cell delay = 3.498 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.904 ns ( 69.32 % ) " "Info: Total interconnect delay = 7.904 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.402 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.402 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR14 source 9.623 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR14\" to source register is 9.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR14 1 CLK PIN_108 6 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 6; CLK Node = 'UIR14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1880 1896 -1432 "UIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.261 ns) + CELL(0.499 ns) 4.765 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.261 ns) + CELL(0.499 ns) = 4.765 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { UIR14 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 8.051 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 8.051 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.623 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.623 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 22.55 % ) " "Info: Total cell delay = 2.170 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.453 ns ( 77.45 % ) " "Info: Total interconnect delay = 7.453 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.402 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.402 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Shortest register register " "Info: - Shortest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 1 REG LCFF_X9_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.460 ns) 1.232 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 2 REG LCFF_X8_Y7_N11 2 " "Info: 2: + IC(0.772 ns) + CELL(0.460 ns) = 1.232 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.34 % ) " "Info: Total cell delay = 0.460 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 62.66 % ) " "Info: Total interconnect delay = 0.772 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.402 ns" { UIR14 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.402 ns" { UIR14 {} UIR14~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.858ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.623 ns" { UIR14 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.623 ns" { UIR14 {} UIR14~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.261ns 3.286ns 0.906ns } { 0.000ns 1.005ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UIR13 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"UIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 UIR13 767 ps " "Info: Found hold time violation between source  pin or register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" and destination pin or register \"RigisterGroup:inst3\|Rigister8bit05:R1\|inst1\" for clock \"UIR13\" (Hold time is 767 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.997 ns + Largest " "Info: + Largest clock skew is 1.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR13 destination 11.600 ns + Longest register " "Info: + Longest clock path from clock \"UIR13\" to destination register is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR13 1 CLK PIN_106 6 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 6; CLK Node = 'UIR13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1864 1880 -1432 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(0.370 ns) 4.267 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.882 ns) + CELL(0.370 ns) = 4.267 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { UIR13 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 7.021 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 7.021 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 8.168 ns RigisterGroup:inst3\|andR1 4 COMB LCCOMB_X8_Y6_N24 1 " "Info: 4: + IC(0.496 ns) + CELL(0.651 ns) = 8.168 ns; Loc. = LCCOMB_X8_Y6_N24; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 10.030 ns RigisterGroup:inst3\|andR1~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.862 ns) + CELL(0.000 ns) = 10.030 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.600 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 6 REG LCFF_X8_Y7_N11 2 " "Info: 6: + IC(0.904 ns) + CELL(0.666 ns) = 11.600 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.672 ns ( 31.66 % ) " "Info: Total cell delay = 3.672 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.928 ns ( 68.34 % ) " "Info: Total interconnect delay = 7.928 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR13 source 9.603 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR13\" to source register is 9.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns UIR13 1 CLK PIN_106 6 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 6; CLK Node = 'UIR13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR13 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1864 1880 -1432 "UIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.243 ns) + CELL(0.487 ns) 4.745 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.243 ns) + CELL(0.487 ns) = 4.745 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { UIR13 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 8.031 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 8.031 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.603 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.603 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 22.58 % ) " "Info: Total cell delay = 2.168 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.435 ns ( 77.42 % ) " "Info: Total interconnect delay = 7.435 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Shortest register register " "Info: - Shortest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 1 REG LCFF_X9_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.460 ns) 1.232 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 2 REG LCFF_X8_Y7_N11 2 " "Info: 2: + IC(0.772 ns) + CELL(0.460 ns) = 1.232 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.34 % ) " "Info: Total cell delay = 0.460 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 62.66 % ) " "Info: Total interconnect delay = 0.772 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { UIR13 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { UIR13 {} UIR13~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.882ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.603 ns" { UIR13 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.603 ns" { UIR13 {} UIR13~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.243ns 3.286ns 0.906ns } { 0.000ns 1.015ns 0.487ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UIR5 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"UIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 UIR5 1.011 ns " "Info: Found hold time violation between source  pin or register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" and destination pin or register \"RigisterGroup:inst3\|Rigister8bit05:R1\|inst1\" for clock \"UIR5\" (Hold time is 1.011 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.241 ns + Largest " "Info: + Largest clock skew is 2.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 destination 13.531 ns + Longest register " "Info: + Longest clock path from clock \"UIR5\" to destination register is 13.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(0.580 ns) 6.198 ns CPIR 3 COMB LCCOMB_X10_Y7_N30 8 " "Info: 3: + IC(2.599 ns) + CELL(0.580 ns) = 6.198 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { inst9 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 8.952 ns Rigister8bit05:IR\|inst7 4 REG LCFF_X8_Y6_N17 18 " "Info: 4: + IC(1.784 ns) + CELL(0.970 ns) = 8.952 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 10.099 ns RigisterGroup:inst3\|andR1 5 COMB LCCOMB_X8_Y6_N24 1 " "Info: 5: + IC(0.496 ns) + CELL(0.651 ns) = 10.099 ns; Loc. = LCCOMB_X8_Y6_N24; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 11.961 ns RigisterGroup:inst3\|andR1~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.862 ns) + CELL(0.000 ns) = 11.961 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 13.531 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 7 REG LCFF_X8_Y7_N11 2 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 13.531 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.057 ns ( 29.98 % ) " "Info: Total cell delay = 4.057 ns ( 29.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.474 ns ( 70.02 % ) " "Info: Total interconnect delay = 9.474 ns ( 70.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.531 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.531 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 source 11.290 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR5\" to source register is 11.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(0.206 ns) 6.432 ns CPZ 3 COMB LCCOMB_X10_Y7_N10 1 " "Info: 3: + IC(3.207 ns) + CELL(0.206 ns) = 6.432 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { inst9 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 9.718 ns CPZ~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(3.286 ns) + CELL(0.000 ns) = 9.718 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 11.290 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 5 REG LCFF_X9_Y7_N1 10 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 11.290 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 18.26 % ) " "Info: Total cell delay = 2.062 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.228 ns ( 81.74 % ) " "Info: Total interconnect delay = 9.228 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.290 ns" { UIR5 inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.290 ns" { UIR5 {} UIR5~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.829ns 3.207ns 3.286ns 0.906ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.531 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.531 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.290 ns" { UIR5 inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.290 ns" { UIR5 {} UIR5~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.829ns 3.207ns 3.286ns 0.906ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Shortest register register " "Info: - Shortest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 1 REG LCFF_X9_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.460 ns) 1.232 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 2 REG LCFF_X8_Y7_N11 2 " "Info: 2: + IC(0.772 ns) + CELL(0.460 ns) = 1.232 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.34 % ) " "Info: Total cell delay = 0.460 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 62.66 % ) " "Info: Total interconnect delay = 0.772 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.531 ns" { UIR5 inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.531 ns" { UIR5 {} UIR5~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.829ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.290 ns" { UIR5 inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.290 ns" { UIR5 {} UIR5~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.829ns 3.207ns 3.286ns 0.906ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"CK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 CK 1.011 ns " "Info: Found hold time violation between source  pin or register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" and destination pin or register \"RigisterGroup:inst3\|Rigister8bit05:R1\|inst1\" for clock \"CK\" (Hold time is 1.011 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.241 ns + Largest " "Info: + Largest clock skew is 2.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 13.037 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 13.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1968 1984 1920 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.366 ns) 2.525 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.009 ns) + CELL(0.366 ns) = 2.525 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { CK inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(0.580 ns) 5.704 ns CPIR 3 COMB LCCOMB_X10_Y7_N30 8 " "Info: 3: + IC(2.599 ns) + CELL(0.580 ns) = 5.704 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { inst9 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 8.458 ns Rigister8bit05:IR\|inst7 4 REG LCFF_X8_Y6_N17 18 " "Info: 4: + IC(1.784 ns) + CELL(0.970 ns) = 8.458 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 9.605 ns RigisterGroup:inst3\|andR1 5 COMB LCCOMB_X8_Y6_N24 1 " "Info: 5: + IC(0.496 ns) + CELL(0.651 ns) = 9.605 ns; Loc. = LCCOMB_X8_Y6_N24; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 11.467 ns RigisterGroup:inst3\|andR1~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.862 ns) + CELL(0.000 ns) = 11.467 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 13.037 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 7 REG LCFF_X8_Y7_N11 2 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 13.037 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.383 ns ( 33.62 % ) " "Info: Total cell delay = 4.383 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.654 ns ( 66.38 % ) " "Info: Total interconnect delay = 8.654 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 10.796 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to source register is 10.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1968 1984 1920 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.366 ns) 2.525 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.009 ns) + CELL(0.366 ns) = 2.525 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { CK inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(0.206 ns) 5.938 ns CPZ 3 COMB LCCOMB_X10_Y7_N10 1 " "Info: 3: + IC(3.207 ns) + CELL(0.206 ns) = 5.938 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { inst9 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 9.224 ns CPZ~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(3.286 ns) + CELL(0.000 ns) = 9.224 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 10.796 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 5 REG LCFF_X9_Y7_N1 10 " "Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 10.796 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 22.12 % ) " "Info: Total cell delay = 2.388 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.408 ns ( 77.88 % ) " "Info: Total interconnect delay = 8.408 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { CK inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { CK {} CK~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.009ns 3.207ns 3.286ns 0.906ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { CK inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { CK {} CK~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.009ns 3.207ns 3.286ns 0.906ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Shortest register register " "Info: - Shortest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 1 REG LCFF_X9_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.460 ns) 1.232 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 2 REG LCFF_X8_Y7_N11 2 " "Info: 2: + IC(0.772 ns) + CELL(0.460 ns) = 1.232 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.34 % ) " "Info: Total cell delay = 0.460 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 62.66 % ) " "Info: Total interconnect delay = 0.772 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { CK inst9 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { CK {} CK~combout {} inst9 {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 1.009ns 2.599ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 1.150ns 0.366ns 0.580ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { CK inst9 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { CK {} CK~combout {} inst9 {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 1.009ns 3.207ns 3.286ns 0.906ns } { 0.000ns 1.150ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "UIR15 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"UIR15\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 UIR15 586 ps " "Info: Found hold time violation between source  pin or register \"8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19\" and destination pin or register \"RigisterGroup:inst3\|Rigister8bit05:R1\|inst1\" for clock \"UIR15\" (Hold time is 586 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.816 ns + Largest " "Info: + Largest clock skew is 1.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR15 destination 11.281 ns + Longest register " "Info: + Longest clock path from clock \"UIR15\" to destination register is 11.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns UIR15 1 CLK PIN_110 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 9; CLK Node = 'UIR15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1896 1912 -1432 "UIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.499 ns) 3.948 ns CPIR 2 COMB LCCOMB_X10_Y7_N30 8 " "Info: 2: + IC(2.464 ns) + CELL(0.499 ns) = 3.948 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 8; COMB Node = 'CPIR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { UIR15 CPIR } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 2448 2496 -624 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.970 ns) 6.702 ns Rigister8bit05:IR\|inst7 3 REG LCFF_X8_Y6_N17 18 " "Info: 3: + IC(1.784 ns) + CELL(0.970 ns) = 6.702 ns; Loc. = LCFF_X8_Y6_N17; Fanout = 18; REG Node = 'Rigister8bit05:IR\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { CPIR Rigister8bit05:IR|inst7 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 896 616 680 976 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.651 ns) 7.849 ns RigisterGroup:inst3\|andR1 4 COMB LCCOMB_X8_Y6_N24 1 " "Info: 4: + IC(0.496 ns) + CELL(0.651 ns) = 7.849 ns; Loc. = LCCOMB_X8_Y6_N24; Fanout = 1; COMB Node = 'RigisterGroup:inst3\|andR1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.000 ns) 9.711 ns RigisterGroup:inst3\|andR1~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.862 ns) + CELL(0.000 ns) = 9.711 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'RigisterGroup:inst3\|andR1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl } "NODE_NAME" } } { "RigisterGroup.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/RigisterGroup.bdf" { { 328 1304 1352 392 "andR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.281 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 6 REG LCFF_X8_Y7_N11 2 " "Info: 6: + IC(0.904 ns) + CELL(0.666 ns) = 11.281 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.771 ns ( 33.43 % ) " "Info: Total cell delay = 3.771 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.510 ns ( 66.57 % ) " "Info: Total interconnect delay = 7.510 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR15 source 9.465 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR15\" to source register is 9.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns UIR15 1 CLK PIN_110 9 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 9; CLK Node = 'UIR15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1600 1896 1912 -1432 "UIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.252 ns) + CELL(0.370 ns) 4.607 ns CPZ 2 COMB LCCOMB_X10_Y7_N10 1 " "Info: 2: + IC(3.252 ns) + CELL(0.370 ns) = 4.607 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 1; COMB Node = 'CPZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.622 ns" { UIR15 CPZ } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(0.000 ns) 7.893 ns CPZ~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(3.286 ns) + CELL(0.000 ns) = 7.893 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CPZ~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.286 ns" { CPZ CPZ~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -688 232 280 -624 "CPZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 9.465 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 4 REG LCFF_X9_Y7_N1 10 " "Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 9.465 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 21.35 % ) " "Info: Total cell delay = 2.021 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.444 ns ( 78.65 % ) " "Info: Total interconnect delay = 7.444 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.232 ns - Shortest register register " "Info: - Shortest register to register delay is 1.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19 1 REG LCFF_X9_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N1; Fanout = 10; REG Node = '8YIWEIJICUNQI:TempRegister\|4yiweijicunqi:inst\|inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.460 ns) 1.232 ns RigisterGroup:inst3\|Rigister8bit05:R1\|inst1 2 REG LCFF_X8_Y7_N11 2 " "Info: 2: + IC(0.772 ns) + CELL(0.460 ns) = 1.232 ns; Loc. = LCFF_X8_Y7_N11; Fanout = 2; REG Node = 'RigisterGroup:inst3\|Rigister8bit05:R1\|inst1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.34 % ) " "Info: Total cell delay = 0.460 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 62.66 % ) " "Info: Total interconnect delay = 0.772 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 224 616 680 304 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { UIR15 CPIR Rigister8bit05:IR|inst7 RigisterGroup:inst3|andR1 RigisterGroup:inst3|andR1~clkctrl RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { UIR15 {} UIR15~combout {} CPIR {} Rigister8bit05:IR|inst7 {} RigisterGroup:inst3|andR1 {} RigisterGroup:inst3|andR1~clkctrl {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.000ns 2.464ns 1.784ns 0.496ns 1.862ns 0.904ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.465 ns" { UIR15 CPZ CPZ~clkctrl 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.465 ns" { UIR15 {} UIR15~combout {} CPZ {} CPZ~clkctrl {} 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} } { 0.000ns 0.000ns 3.252ns 3.286ns 0.906ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 RigisterGroup:inst3|Rigister8bit05:R1|inst1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.232 ns" { 8YIWEIJICUNQI:TempRegister|4yiweijicunqi:inst|inst19 {} RigisterGroup:inst3|Rigister8bit05:R1|inst1 {} } { 0.000ns 0.772ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Rigister8bit05:PSW\|inst4 UIR9 UIR12 14.013 ns register " "Info: tsu for register \"Rigister8bit05:PSW\|inst4\" (data pin = \"UIR9\", clock pin = \"UIR12\") is 14.013 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.339 ns + Longest pin register " "Info: + Longest pin to register delay is 19.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns UIR9 1 PIN PIN_102 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 9; PIN Node = 'UIR9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 744 -728 -560 760 "UIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.714 ns) + CELL(0.614 ns) 9.332 ns DataChooser8bit21:B\|inst26~3 2 COMB LCCOMB_X10_Y6_N24 3 " "Info: 2: + IC(7.714 ns) + CELL(0.614 ns) = 9.332 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 3; COMB Node = 'DataChooser8bit21:B\|inst26~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.328 ns" { UIR9 DataChooser8bit21:B|inst26~3 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 336 512 576 384 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.650 ns) 11.533 ns DataChooser8bit21:B\|inst33~1 3 COMB LCCOMB_X10_Y6_N26 1 " "Info: 3: + IC(1.551 ns) + CELL(0.650 ns) = 11.533 ns; Loc. = LCCOMB_X10_Y6_N26; Fanout = 1; COMB Node = 'DataChooser8bit21:B\|inst33~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { DataChooser8bit21:B|inst26~3 DataChooser8bit21:B|inst33~1 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 80 864 928 128 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 12.528 ns DataChooser8bit21:B\|inst33 4 COMB LCCOMB_X10_Y6_N20 2 " "Info: 4: + IC(0.371 ns) + CELL(0.624 ns) = 12.528 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 2; COMB Node = 'DataChooser8bit21:B\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { DataChooser8bit21:B|inst33~1 DataChooser8bit21:B|inst33 } "NODE_NAME" } } { "DataChooser8bit21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser8bit21.bdf" { { 80 864 928 128 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.206 ns) 13.830 ns Add_8:ALU\|My_Full_Adder:inst\|inst13~0 5 COMB LCCOMB_X9_Y7_N26 2 " "Info: 5: + IC(1.096 ns) + CELL(0.206 ns) = 13.830 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { DataChooser8bit21:B|inst33 Add_8:ALU|My_Full_Adder:inst|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.624 ns) 14.837 ns Add_8:ALU\|My_Full_Adder:inst1\|inst13~0 6 COMB LCCOMB_X9_Y7_N28 2 " "Info: 6: + IC(0.383 ns) + CELL(0.624 ns) = 14.837 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst1\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 15.420 ns Add_8:ALU\|My_Full_Adder:inst6\|inst13~0 7 COMB LCCOMB_X9_Y7_N22 2 " "Info: 7: + IC(0.377 ns) + CELL(0.206 ns) = 15.420 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst6\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 16.002 ns Add_8:ALU\|My_Full_Adder:inst2\|inst13~0 8 COMB LCCOMB_X9_Y7_N10 2 " "Info: 8: + IC(0.376 ns) + CELL(0.206 ns) = 16.002 ns; Loc. = LCCOMB_X9_Y7_N10; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst2\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 16.593 ns Add_8:ALU\|My_Full_Adder:inst9\|inst13~0 9 COMB LCCOMB_X9_Y7_N30 2 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 16.593 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst9\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 17.174 ns Add_8:ALU\|My_Full_Adder:inst3\|inst13~0 10 COMB LCCOMB_X9_Y7_N18 2 " "Info: 10: + IC(0.375 ns) + CELL(0.206 ns) = 17.174 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst3\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 17.758 ns Add_8:ALU\|My_Full_Adder:inst13\|inst13~0 11 COMB LCCOMB_X9_Y7_N6 4 " "Info: 11: + IC(0.378 ns) + CELL(0.206 ns) = 17.758 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 4; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst13\|inst13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 120 592 656 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 18.357 ns Add_8:ALU\|My_Full_Adder:inst4\|inst10~0 12 COMB LCCOMB_X9_Y7_N12 2 " "Info: 12: + IC(0.393 ns) + CELL(0.206 ns) = 18.357 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 2; COMB Node = 'Add_8:ALU\|My_Full_Adder:inst4\|inst10~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 } "NODE_NAME" } } { "My_Full_Adder.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/My_Full_Adder.bdf" { { 48 512 576 96 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.202 ns) 19.231 ns inst5~2 13 COMB LCCOMB_X10_Y7_N2 1 " "Info: 13: + IC(0.672 ns) + CELL(0.202 ns) = 19.231 ns; Loc. = LCCOMB_X10_Y7_N2; Fanout = 1; COMB Node = 'inst5~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -24 152 216 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 19.339 ns Rigister8bit05:PSW\|inst4 14 REG LCFF_X10_Y7_N3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 19.339 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.268 ns ( 27.24 % ) " "Info: Total cell delay = 5.268 ns ( 27.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.071 ns ( 72.76 % ) " "Info: Total interconnect delay = 14.071 ns ( 72.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.339 ns" { UIR9 DataChooser8bit21:B|inst26~3 DataChooser8bit21:B|inst33~1 DataChooser8bit21:B|inst33 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.339 ns" { UIR9 {} UIR9~combout {} DataChooser8bit21:B|inst26~3 {} DataChooser8bit21:B|inst33~1 {} DataChooser8bit21:B|inst33 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 7.714ns 1.551ns 0.371ns 1.096ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 1.004ns 0.614ns 0.650ns 0.624ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR12 destination 5.286 ns - Shortest register " "Info: - Shortest clock path from clock \"UIR12\" to destination register is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns UIR12 1 CLK PIN_105 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 1; CLK Node = 'UIR12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR12 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -1152 0 16 -984 "UIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(0.206 ns) 4.059 ns CPPSW 2 COMB LCCOMB_X10_Y7_N14 4 " "Info: 2: + IC(2.848 ns) + CELL(0.206 ns) = 4.059 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 4; COMB Node = 'CPPSW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { UIR12 CPPSW } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -896 -24 24 -832 "CPPSW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.666 ns) 5.286 ns Rigister8bit05:PSW\|inst4 3 REG LCFF_X10_Y7_N3 1 " "Info: 3: + IC(0.561 ns) + CELL(0.666 ns) = 5.286 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 1; REG Node = 'Rigister8bit05:PSW\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "Rigister8bit05.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Rigister8bit05.bdf" { { 560 616 680 640 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 35.51 % ) " "Info: Total cell delay = 1.877 ns ( 35.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.409 ns ( 64.49 % ) " "Info: Total interconnect delay = 3.409 ns ( 64.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { UIR12 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { UIR12 {} UIR12~combout {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 2.848ns 0.561ns } { 0.000ns 1.005ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.339 ns" { UIR9 DataChooser8bit21:B|inst26~3 DataChooser8bit21:B|inst33~1 DataChooser8bit21:B|inst33 Add_8:ALU|My_Full_Adder:inst|inst13~0 Add_8:ALU|My_Full_Adder:inst1|inst13~0 Add_8:ALU|My_Full_Adder:inst6|inst13~0 Add_8:ALU|My_Full_Adder:inst2|inst13~0 Add_8:ALU|My_Full_Adder:inst9|inst13~0 Add_8:ALU|My_Full_Adder:inst3|inst13~0 Add_8:ALU|My_Full_Adder:inst13|inst13~0 Add_8:ALU|My_Full_Adder:inst4|inst10~0 inst5~2 Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.339 ns" { UIR9 {} UIR9~combout {} DataChooser8bit21:B|inst26~3 {} DataChooser8bit21:B|inst33~1 {} DataChooser8bit21:B|inst33 {} Add_8:ALU|My_Full_Adder:inst|inst13~0 {} Add_8:ALU|My_Full_Adder:inst1|inst13~0 {} Add_8:ALU|My_Full_Adder:inst6|inst13~0 {} Add_8:ALU|My_Full_Adder:inst2|inst13~0 {} Add_8:ALU|My_Full_Adder:inst9|inst13~0 {} Add_8:ALU|My_Full_Adder:inst3|inst13~0 {} Add_8:ALU|My_Full_Adder:inst13|inst13~0 {} Add_8:ALU|My_Full_Adder:inst4|inst10~0 {} inst5~2 {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 7.714ns 1.551ns 0.371ns 1.096ns 0.383ns 0.377ns 0.376ns 0.385ns 0.375ns 0.378ns 0.393ns 0.672ns 0.000ns } { 0.000ns 1.004ns 0.614ns 0.650ns 0.624ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { UIR12 CPPSW Rigister8bit05:PSW|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { UIR12 {} UIR12~combout {} CPPSW {} Rigister8bit05:PSW|inst4 {} } { 0.000ns 0.000ns 2.848ns 0.561ns } { 0.000ns 1.005ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "UIR5 MiuA0 Counter8bit:MiuPC\|Counter2bit:inst3\|inst4 19.422 ns register " "Info: tco from clock \"UIR5\" to destination pin \"MiuA0\" through register \"Counter8bit:MiuPC\|Counter2bit:inst3\|inst4\" is 19.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 source 11.154 ns + Longest register " "Info: + Longest clock path from clock \"UIR5\" to source register is 11.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.554 ns) + CELL(0.000 ns) 9.573 ns inst9~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(6.554 ns) + CELL(0.000 ns) = 9.573 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 11.154 ns Counter8bit:MiuPC\|Counter2bit:inst3\|inst4 4 REG LCFF_X12_Y7_N1 7 " "Info: 4: + IC(0.915 ns) + CELL(0.666 ns) = 11.154 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 7; REG Node = 'Counter8bit:MiuPC\|Counter2bit:inst3\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst3|inst4 } "NODE_NAME" } } { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 624 704 120 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 16.64 % ) " "Info: Total cell delay = 1.856 ns ( 16.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.298 ns ( 83.36 % ) " "Info: Total interconnect delay = 9.298 ns ( 83.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.154 ns" { UIR5 inst9 inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst3|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.154 ns" { UIR5 {} UIR5~combout {} inst9 {} inst9~clkctrl {} Counter8bit:MiuPC|Counter2bit:inst3|inst4 {} } { 0.000ns 0.000ns 1.829ns 6.554ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 624 704 120 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.964 ns + Longest register pin " "Info: + Longest register to pin delay is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter8bit:MiuPC\|Counter2bit:inst3\|inst4 1 REG LCFF_X12_Y7_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 7; REG Node = 'Counter8bit:MiuPC\|Counter2bit:inst3\|inst4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 } "NODE_NAME" } } { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 624 704 120 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.698 ns) + CELL(3.266 ns) 7.964 ns MiuA0 2 PIN PIN_180 0 " "Info: 2: + IC(4.698 ns) + CELL(3.266 ns) = 7.964 ns; Loc. = PIN_180; Fanout = 0; PIN Node = 'MiuA0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 MiuA0 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 904 3128 3304 920 "MiuA0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 41.01 % ) " "Info: Total cell delay = 3.266 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.698 ns ( 58.99 % ) " "Info: Total interconnect delay = 4.698 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 MiuA0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 {} MiuA0 {} } { 0.000ns 4.698ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.154 ns" { UIR5 inst9 inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst3|inst4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.154 ns" { UIR5 {} UIR5~combout {} inst9 {} inst9~clkctrl {} Counter8bit:MiuPC|Counter2bit:inst3|inst4 {} } { 0.000ns 0.000ns 1.829ns 6.554ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 MiuA0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { Counter8bit:MiuPC|Counter2bit:inst3|inst4 {} MiuA0 {} } { 0.000ns 4.698ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "UIR17 RAMA7 12.072 ns Longest " "Info: Longest tpd from source pin \"UIR17\" to destination pin \"RAMA7\" is 12.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UIR17 1 PIN PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_113; Fanout = 1; PIN Node = 'UIR17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR17 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -952 3216 3232 -776 "UIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns UIR17~0 2 COMB IOC_X34_Y3_N0 8 " "Info: 2: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = IOC_X34_Y3_N0; Fanout = 8; COMB Node = 'UIR17~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { UIR17 UIR17~0 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { -952 3216 3232 -776 "UIR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.739 ns) + CELL(3.348 ns) 12.072 ns RAMA7 3 PIN PIN_179 0 " "Info: 3: + IC(7.739 ns) + CELL(3.348 ns) = 12.072 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'RAMA7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.087 ns" { UIR17~0 RAMA7 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 184 3416 3592 200 "RAMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 35.89 % ) " "Info: Total cell delay = 4.333 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.739 ns ( 64.11 % ) " "Info: Total interconnect delay = 7.739 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.072 ns" { UIR17 UIR17~0 RAMA7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.072 ns" { UIR17 {} UIR17~0 {} RAMA7 {} } { 0.000ns 0.000ns 7.739ns } { 0.000ns 0.985ns 3.348ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter8bit:MiuPC\|Counter2bit:inst1\|inst3 UIR2 UIR5 3.278 ns register " "Info: th for register \"Counter8bit:MiuPC\|Counter2bit:inst1\|inst3\" (data pin = \"UIR2\", clock pin = \"UIR5\") is 3.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UIR5 destination 11.154 ns + Longest register " "Info: + Longest clock path from clock \"UIR5\" to destination register is 11.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns UIR5 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'UIR5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR5 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1752 1920 1936 1920 "UIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.206 ns) 3.019 ns inst9 2 COMB LCCOMB_X33_Y6_N12 10 " "Info: 2: + IC(1.829 ns) + CELL(0.206 ns) = 3.019 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { UIR5 inst9 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.554 ns) + CELL(0.000 ns) 9.573 ns inst9~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(6.554 ns) + CELL(0.000 ns) = 9.573 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1520 1944 1992 1584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 11.154 ns Counter8bit:MiuPC\|Counter2bit:inst1\|inst3 4 REG LCFF_X13_Y7_N19 4 " "Info: 4: + IC(0.915 ns) + CELL(0.666 ns) = 11.154 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 4; REG Node = 'Counter8bit:MiuPC\|Counter2bit:inst1\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 376 456 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 16.64 % ) " "Info: Total cell delay = 1.856 ns ( 16.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.298 ns ( 83.36 % ) " "Info: Total interconnect delay = 9.298 ns ( 83.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.154 ns" { UIR5 inst9 inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.154 ns" { UIR5 {} UIR5~combout {} inst9 {} inst9~clkctrl {} Counter8bit:MiuPC|Counter2bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.829ns 6.554ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 376 456 120 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.182 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns UIR2 1 PIN PIN_92 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 6; PIN Node = 'UIR2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UIR2 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/ModelMachine.bdf" { { 1760 2592 2608 1928 "UIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.908 ns) + CELL(0.202 ns) 8.074 ns Counter8bit:MiuPC\|Counter2bit:inst1\|DataChooser21:inst\|inst5~3 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(6.908 ns) + CELL(0.202 ns) = 8.074 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'Counter8bit:MiuPC\|Counter2bit:inst1\|DataChooser21:inst\|inst5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { UIR2 Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 } "NODE_NAME" } } { "DataChooser21.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/DataChooser21.bdf" { { 208 656 720 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.182 ns Counter8bit:MiuPC\|Counter2bit:inst1\|inst3 3 REG LCFF_X13_Y7_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.182 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 4; REG Node = 'Counter8bit:MiuPC\|Counter2bit:inst1\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "Counter2bit.bdf" "" { Schematic "C:/Users/13089/Desktop/计组/ModelMachine/Counter2bit.bdf" { { 56 376 456 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 15.57 % ) " "Info: Total cell delay = 1.274 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.908 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.908 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { UIR2 Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { UIR2 {} UIR2~combout {} Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 {} Counter8bit:MiuPC|Counter2bit:inst1|inst3 {} } { 0.000ns 0.000ns 6.908ns 0.000ns } { 0.000ns 0.964ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.154 ns" { UIR5 inst9 inst9~clkctrl Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.154 ns" { UIR5 {} UIR5~combout {} inst9 {} inst9~clkctrl {} Counter8bit:MiuPC|Counter2bit:inst1|inst3 {} } { 0.000ns 0.000ns 1.829ns 6.554ns 0.915ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.182 ns" { UIR2 Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 Counter8bit:MiuPC|Counter2bit:inst1|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.182 ns" { UIR2 {} UIR2~combout {} Counter8bit:MiuPC|Counter2bit:inst1|DataChooser21:inst|inst5~3 {} Counter8bit:MiuPC|Counter2bit:inst1|inst3 {} } { 0.000ns 0.000ns 6.908ns 0.000ns } { 0.000ns 0.964ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 20:57:09 2022 " "Info: Processing ended: Thu May 19 20:57:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
