{
    "strategy": "delay",
    "total_runtime": 137360,
    "synthesis_runtime": 17563,
    "packing_runtime": 16398,
    "placement_runtime": 103321,
    "routing_runtime": null,
    "time_analysis_runtime": null,
    "bitstream_runtime": null,
    "reg_id": "10910.23.2812",
    "device": "1GVTC",
    "target device": "1GVTC",
    "version": "2024.05",
    "git_hash": "f5c26b6",
    "built": "1.0.49",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "PLC: Design primitive_example_design_1 placement failed",
    "post_synth_sim_status": null,
    "post_route_sim_status": null,
    "bitstream_sim_status": null,
    "failure_type": "PLC",
    "fmax_clock1": null,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": null,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": null,
    "fmax_geomean": 0,
    "registers": 4,
    "total_luts": 6,
    "brams": 1,
    "dsp": null,
    "Adder_Carry": null,
    "CLB": 4,
    "LUT_CLB_ratio": 0.0,
    "CLB_percentage_used": 0.18315018315018314,
    "FLE_Percentage_used": 0.09157509157509157,
    "Wirelength_Percentage_used": null,
    "logic_level_clock1": 0,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": 200.0,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}