// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1d_cl_array_array_ap_fixed_16u_config2_s_HH_
#define _conv_1d_cl_array_array_ap_fixed_16u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_83_3_1_1.h"
#include "myproject_mux_32_16_1_1.h"
#include "myproject_mux_164_16_1_1.h"
#include "myproject_mul_mul_10s_16s_26_3_1.h"
#include "conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.h"
#include "conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.h"
#include "fifo_w16_d99_A.h"

namespace ap_rtl {

struct conv_1d_cl_array_array_ap_fixed_16u_config2_s : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_V_TDATA;
    sc_in< sc_logic > data_V_data_V_TVALID;
    sc_out< sc_logic > data_V_data_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<16> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<16> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<16> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<16> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<16> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<16> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<3> > ap_var_for_const0;
    sc_signal< sc_lv<3> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<3> > ap_var_for_const3;


    // Module declarations
    conv_1d_cl_array_array_ap_fixed_16u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(conv_1d_cl_array_array_ap_fixed_16u_config2_s);

    ~conv_1d_cl_array_array_ap_fixed_16u_config2_s();

    sc_trace_file* mVcdFile;

    conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx* outidx_U;
    conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V* w2_V_U;
    myproject_mux_83_3_1_1<1,1,3,3,3,3,3,3,3,3,3,3>* myproject_mux_83_3_1_1_U3;
    myproject_mux_32_16_1_1<1,1,16,16,16,2,16>* myproject_mux_32_16_1_1_U4;
    myproject_mux_164_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>* myproject_mux_164_16_1_1_U5;
    myproject_mul_mul_10s_16s_26_3_1<1,3,10,16,26>* myproject_mul_mul_10s_16s_26_3_1_U6;
    fifo_w16_d99_A* data_window_0_V_V_fifo_U;
    fifo_w16_d99_A* data_window_1_V_V_fifo_U;
    fifo_w16_d99_A* data_window_2_V_V_fifo_U;
    regslice_both<16>* regslice_both_data_V_data_V_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<6> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<4> > outidx_q0;
    sc_signal< sc_lv<6> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<10> > w2_V_q0;
    sc_signal< sc_logic > data_V_data_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > p_Result_s_reg_2016;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_blk_n;
    sc_signal< sc_lv<6> > w_index50_reg_586;
    sc_signal< sc_lv<32> > in_index_0_i_i_i_i_i49_reg_597;
    sc_signal< sc_lv<16> > tmp_data_0_V_1148_reg_609;
    sc_signal< sc_lv<16> > tmp_data_1_V_846_reg_620;
    sc_signal< sc_lv<16> > tmp_data_2_V_844_reg_631;
    sc_signal< sc_lv<16> > tmp_data_3_V_842_reg_642;
    sc_signal< sc_lv<16> > tmp_data_4_V_840_reg_653;
    sc_signal< sc_lv<16> > tmp_data_5_V_838_reg_664;
    sc_signal< sc_lv<16> > tmp_data_6_V_836_reg_675;
    sc_signal< sc_lv<16> > tmp_data_7_V_834_reg_686;
    sc_signal< sc_lv<16> > tmp_data_8_V_832_reg_697;
    sc_signal< sc_lv<16> > tmp_data_9_V_830_reg_708;
    sc_signal< sc_lv<16> > tmp_data_10_V_828_reg_719;
    sc_signal< sc_lv<16> > tmp_data_11_V_826_reg_730;
    sc_signal< sc_lv<16> > tmp_data_12_V_824_reg_741;
    sc_signal< sc_lv<16> > tmp_data_13_V_822_reg_752;
    sc_signal< sc_lv<16> > tmp_data_14_V_820_reg_763;
    sc_signal< sc_lv<16> > tmp_data_15_V_818_reg_774;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_785;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_840;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_895;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_950;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_1005;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_1060;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_1115;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_1170;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1225;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1280;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1335;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1390;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1445;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1500;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1555;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1610;
    sc_signal< sc_lv<1> > icmp_ln20_fu_1669_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_1986;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln26_fu_1675_p2;
    sc_signal< sc_lv<1> > icmp_ln26_reg_1992;
    sc_signal< sc_lv<3> > select_ln31_fu_1739_p3;
    sc_signal< sc_lv<3> > select_ln31_reg_1997;
    sc_signal< sc_lv<8> > i_iw_fu_1803_p2;
    sc_signal< sc_lv<8> > i_iw_reg_2005;
    sc_signal< sc_logic > data_window_0_V_V_full_n;
    sc_signal< sc_logic > data_window_0_V_V_write;
    sc_signal< sc_lv<1> > trunc_ln13_fu_1799_p1;
    sc_signal< sc_logic > data_window_1_V_V_full_n;
    sc_signal< sc_logic > data_window_1_V_V_write;
    sc_signal< sc_lv<1> > tmp_455_fu_1809_p3;
    sc_signal< sc_logic > data_window_2_V_V_full_n;
    sc_signal< sc_logic > data_window_2_V_V_write;
    sc_signal< sc_lv<1> > tmp_456_fu_1817_p3;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<1> > p_Result_s_fu_1825_p3;
    sc_signal< sc_lv<16> > tmp_V_reg_2020;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > data_window_0_V_V_dout;
    sc_signal< sc_logic > data_window_0_V_V_empty_n;
    sc_signal< sc_logic > data_window_0_V_V_read;
    sc_signal< sc_lv<16> > data_window_1_V_V_dout;
    sc_signal< sc_logic > data_window_1_V_V_empty_n;
    sc_signal< sc_logic > data_window_1_V_V_read;
    sc_signal< sc_lv<16> > data_window_2_V_V_dout;
    sc_signal< sc_logic > data_window_2_V_V_empty_n;
    sc_signal< sc_logic > data_window_2_V_V_read;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<16> > tmp_V_1024_reg_2025;
    sc_signal< sc_lv<16> > tmp_V_1025_reg_2030;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > w_index_fu_1839_p2;
    sc_signal< sc_lv<6> > w_index_reg_2045;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > in_index_fu_1845_p2;
    sc_signal< sc_lv<32> > in_index_reg_2050;
    sc_signal< sc_lv<1> > icmp_ln168_fu_1851_p2;
    sc_signal< sc_lv<1> > icmp_ln168_reg_2055;
    sc_signal< sc_lv<1> > icmp_ln151_fu_1857_p2;
    sc_signal< sc_lv<1> > icmp_ln151_reg_2060;
    sc_signal< sc_lv<1> > icmp_ln151_reg_2060_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_2060_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_2060_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln151_reg_2060_pp0_iter4_reg;
    sc_signal< sc_lv<4> > out_index_reg_2064;
    sc_signal< sc_lv<4> > out_index_reg_2064_pp0_iter2_reg;
    sc_signal< sc_lv<4> > out_index_reg_2064_pp0_iter3_reg;
    sc_signal< sc_lv<4> > out_index_reg_2064_pp0_iter4_reg;
    sc_signal< sc_lv<16> > tmp_385_fu_1867_p5;
    sc_signal< sc_lv<16> > tmp_385_reg_2069;
    sc_signal< sc_lv<10> > w2_V_load_reg_2074;
    sc_signal< sc_lv<32> > select_ln168_fu_1876_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<26> > grp_fu_1962_p2;
    sc_signal< sc_lv<26> > r_V_reg_2094;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<8> > wp_idx51_reg_574;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > io_acc_block_signal_op163;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<1> > icmp_ln49_fu_1956_p2;
    sc_signal< sc_lv<6> > ap_phi_mux_w_index50_phi_fu_590_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_12_V_phi_fu_955_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_13_V_phi_fu_900_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_14_V_phi_fu_845_p32;
    sc_signal< sc_lv<16> > ap_phi_mux_tmp_data_15_V_phi_fu_790_p32;
    sc_signal< sc_lv<16> > acc_0_V_fu_1934_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610;
    sc_signal< sc_lv<64> > zext_ln155_fu_1833_p1;
    sc_signal< sc_lv<8> > r_fu_1681_p2;
    sc_signal< sc_lv<7> > tmp_454_fu_1687_p4;
    sc_signal< sc_lv<1> > trunc_ln49_fu_1665_p1;
    sc_signal< sc_lv<1> > or_ln26_fu_1715_p2;
    sc_signal< sc_lv<1> > icmp_ln31_fu_1697_p2;
    sc_signal< sc_lv<1> > xor_ln26_fu_1721_p2;
    sc_signal< sc_lv<3> > trunc_ln32_fu_1703_p1;
    sc_signal< sc_lv<1> > and_ln31_fu_1727_p2;
    sc_signal< sc_lv<3> > sub_ln31_fu_1733_p2;
    sc_signal< sc_lv<3> > select_ln35_fu_1707_p3;
    sc_signal< sc_lv<1> > xor_ln20_fu_1747_p2;
    sc_signal< sc_lv<1> > and_ln26_fu_1752_p2;
    sc_signal< sc_lv<1> > or_ln321_fu_1765_p2;
    sc_signal< sc_lv<3> > select_ln321_fu_1757_p3;
    sc_signal< sc_lv<3> > p_Val2_s_fu_1777_p9;
    sc_signal< sc_lv<3> > p_Val2_s_fu_1777_p10;
    sc_signal< sc_lv<2> > tmp_385_fu_1867_p4;
    sc_signal< sc_lv<16> > tmp_386_fu_1897_p18;
    sc_signal< sc_lv<16> > trunc_ln9_fu_1888_p4;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_data_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<16> > data_V_data_V_TDATA_int;
    sc_signal< sc_logic > data_V_data_V_TVALID_int;
    sc_signal< sc_logic > data_V_data_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_data_V_data_V_U_ack_in;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<16> ap_const_lv16_D;
    static const sc_lv<16> ap_const_lv16_FFB6;
    static const sc_lv<16> ap_const_lv16_79;
    static const sc_lv<16> ap_const_lv16_58;
    static const sc_lv<16> ap_const_lv16_74;
    static const sc_lv<16> ap_const_lv16_FFB5;
    static const sc_lv<16> ap_const_lv16_7F;
    static const sc_lv<16> ap_const_lv16_FFD2;
    static const sc_lv<16> ap_const_lv16_80;
    static const sc_lv<16> ap_const_lv16_93;
    static const sc_lv<16> ap_const_lv16_87;
    static const sc_lv<16> ap_const_lv16_FFC2;
    static const sc_lv<16> ap_const_lv16_FF5A;
    static const sc_lv<16> ap_const_lv16_FFC7;
    static const sc_lv<16> ap_const_lv16_FFD1;
    static const sc_lv<16> ap_const_lv16_66;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_C6;
    static const sc_lv<8> ap_const_lv8_C7;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1934_p2();
    void thread_and_ln26_fu_1752_p2();
    void thread_and_ln31_fu_1727_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter5();
    void thread_ap_block_state11();
    void thread_ap_block_state3();
    void thread_ap_block_state4();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_in_index_0_i_i_i_i_i49_phi_fu_601_p4();
    void thread_ap_phi_mux_tmp_data_0_V_phi_fu_1615_p32();
    void thread_ap_phi_mux_tmp_data_10_V_phi_fu_1065_p32();
    void thread_ap_phi_mux_tmp_data_11_V_phi_fu_1010_p32();
    void thread_ap_phi_mux_tmp_data_12_V_phi_fu_955_p32();
    void thread_ap_phi_mux_tmp_data_13_V_phi_fu_900_p32();
    void thread_ap_phi_mux_tmp_data_14_V_phi_fu_845_p32();
    void thread_ap_phi_mux_tmp_data_15_V_phi_fu_790_p32();
    void thread_ap_phi_mux_tmp_data_1_V_phi_fu_1560_p32();
    void thread_ap_phi_mux_tmp_data_2_V_phi_fu_1505_p32();
    void thread_ap_phi_mux_tmp_data_3_V_phi_fu_1450_p32();
    void thread_ap_phi_mux_tmp_data_4_V_phi_fu_1395_p32();
    void thread_ap_phi_mux_tmp_data_5_V_phi_fu_1340_p32();
    void thread_ap_phi_mux_tmp_data_6_V_phi_fu_1285_p32();
    void thread_ap_phi_mux_tmp_data_7_V_phi_fu_1230_p32();
    void thread_ap_phi_mux_tmp_data_8_V_phi_fu_1175_p32();
    void thread_ap_phi_mux_tmp_data_9_V_phi_fu_1120_p32();
    void thread_ap_phi_mux_w_index50_phi_fu_590_p4();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_0_V_reg_1610();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_10_V_reg_1060();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_11_V_reg_1005();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_12_V_reg_950();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_13_V_reg_895();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_14_V_reg_840();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_15_V_reg_785();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_1_V_reg_1555();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_2_V_reg_1500();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_3_V_reg_1445();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_4_V_reg_1390();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_5_V_reg_1335();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_6_V_reg_1280();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_7_V_reg_1225();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_8_V_reg_1170();
    void thread_ap_phi_reg_pp0_iter5_tmp_data_9_V_reg_1115();
    void thread_ap_ready();
    void thread_data_V_data_V_TDATA_blk_n();
    void thread_data_V_data_V_TREADY();
    void thread_data_V_data_V_TREADY_int();
    void thread_data_window_0_V_V_read();
    void thread_data_window_0_V_V_write();
    void thread_data_window_1_V_V_read();
    void thread_data_window_1_V_V_write();
    void thread_data_window_2_V_V_read();
    void thread_data_window_2_V_V_write();
    void thread_i_iw_fu_1803_p2();
    void thread_icmp_ln151_fu_1857_p2();
    void thread_icmp_ln168_fu_1851_p2();
    void thread_icmp_ln20_fu_1669_p2();
    void thread_icmp_ln26_fu_1675_p2();
    void thread_icmp_ln31_fu_1697_p2();
    void thread_icmp_ln49_fu_1956_p2();
    void thread_in_index_fu_1845_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op163();
    void thread_or_ln26_fu_1715_p2();
    void thread_or_ln321_fu_1765_p2();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_p_Result_s_fu_1825_p3();
    void thread_p_Val2_s_fu_1777_p9();
    void thread_r_fu_1681_p2();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_blk_n();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_blk_n();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_blk_n();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_blk_n();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_blk_n();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_blk_n();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_select_ln168_fu_1876_p3();
    void thread_select_ln31_fu_1739_p3();
    void thread_select_ln321_fu_1757_p3();
    void thread_select_ln35_fu_1707_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln31_fu_1733_p2();
    void thread_tmp_385_fu_1867_p4();
    void thread_tmp_454_fu_1687_p4();
    void thread_tmp_455_fu_1809_p3();
    void thread_tmp_456_fu_1817_p3();
    void thread_trunc_ln13_fu_1799_p1();
    void thread_trunc_ln32_fu_1703_p1();
    void thread_trunc_ln49_fu_1665_p1();
    void thread_trunc_ln9_fu_1888_p4();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w_index_fu_1839_p2();
    void thread_xor_ln20_fu_1747_p2();
    void thread_xor_ln26_fu_1721_p2();
    void thread_zext_ln155_fu_1833_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
