// Seed: 3555677907
module module_0 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  tri   id_5
);
  assign id_2 = -1;
  always
    if (id_1) begin : LABEL_0
      do id_2 = id_4; while (id_3 & 1);
      id_2 = -1 > -1;
    end
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output logic id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wand id_5,
    input logic id_6,
    output tri id_7,
    output logic id_8,
    output tri0 id_9,
    output supply0 id_10,
    input logic id_11
);
  always id_8 <= id_6;
  parameter id_13 = id_13;
  initial id_2 <= id_11;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_0
  );
  parameter id_14 = -1 < -1;
  always_latch id_4.id_0 = 1'b0;
endmodule
