{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09232,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09778,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00768194,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00868851,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00513035,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00868851,
	"finish__design__instance__count__class:buffer": 81,
	"finish__design__instance__area__class:buffer": 124.222,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 25.004,
	"finish__design__instance__count__class:timing_repair_buffer": 144,
	"finish__design__instance__area__class:timing_repair_buffer": 128.478,
	"finish__design__instance__count__class:inverter": 74,
	"finish__design__instance__area__class:inverter": 44.688,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 11.97,
	"finish__design__instance__count__class:sequential_cell": 119,
	"finish__design__instance__area__class:sequential_cell": 555.674,
	"finish__design__instance__count__class:multi_input_combinational_cell": 932,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1441.72,
	"finish__design__instance__count": 1382,
	"finish__design__instance__area": 2331.76,
	"finish__timing__setup__tns": -0.312404,
	"finish__timing__setup__ws": -0.0712787,
	"finish__clock__skew__setup": 0.00289981,
	"finish__clock__skew__hold": 0.00289981,
	"finish__timing__drv__max_slew_limit": 0.377274,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0706542,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 7,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00271892,
	"finish__power__switching__total": 0.00172929,
	"finish__power__leakage__total": 5.60344e-05,
	"finish__power__total": 0.00450425,
	"finish__design__io": 100,
	"finish__design__die__area": 4087.68,
	"finish__design__core__area": 3717.35,
	"finish__design__instance__count": 1468,
	"finish__design__instance__area": 2354.63,
	"finish__design__instance__count__stdcell": 1468,
	"finish__design__instance__area__stdcell": 2354.63,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.633417,
	"finish__design__instance__utilization__stdcell": 0.633417,
	"finish__design__rows": 43,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 43,
	"finish__design__sites": 13975,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13975,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}