read -sv run_verilog_mid/adder_32b_9_91_90c3b5fab0dd9c142828bb72cf067e87.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_90c3b5fab0dd9c142828bb72cf067e87_yosys.v
