// Seed: 3620584396
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12,
    output tri1 id_13
);
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    output supply0 id_4
);
  supply1 id_6;
  module_0(
      id_2, id_2, id_2, id_3, id_0, id_2, id_4, id_4, id_3, id_1, id_4, id_1, id_1, id_3
  );
  assign id_3 = (id_2 || id_6) == id_2;
endmodule
