<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Apr 21 22:35:14 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="virtexuplusHBM" BOARD="xilinx.com:au280:part0:1.1" DEVICE="xcu280" NAME="custom_m_axi_s" PACKAGE="fsvh2892" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="step_to_pulse_0" PORT="clk"/>
        <CONNECTION INSTANCE="step_to_pulse_1" PORT="clk"/>
        <CONNECTION INSTANCE="mread_master_0" PORT="clk"/>
        <CONNECTION INSTANCE="swr_engine_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="swr_engine_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="rd_baseAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rd_baseAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="baseAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rd_start" SIGIS="undef" SIGNAME="External_Ports_rd_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="step_to_pulse_0" PORT="step_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="wr_start" SIGIS="undef" SIGNAME="External_Ports_wr_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="step_to_pulse_1" PORT="step_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="wr_baseAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_baseAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="baseAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="wr_len" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_len">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="req_length"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="rd_req_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rd_req_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="req_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rd_req_wr_en" SIGIS="undef" SIGNAME="External_Ports_rd_req_wr_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="req_wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="External_Ports_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="External_Ports_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="External_Ports_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="mread_master_0_m_axi_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="m_axi_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rd_req_full_n" SIGIS="undef" SIGNAME="mread_master_0_req_full_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="req_full_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rd_done" SIGIS="undef" SIGNAME="mread_master_0_req_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mread_master_0" PORT="req_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="External_Ports_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="External_Ports_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="External_Ports_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="m_axi_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="wr_done" SIGIS="undef" SIGNAME="swr_engine_0_req_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="swr_engine_0" PORT="req_done"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/mread_master_0" HWVERSION="1.0" INSTANCE="mread_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mread_master" VLNV="user.org:user:mread_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="TUPLE_LEN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="TUPLE_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_MAX_OUTSTANDING" VALUE="16"/>
        <PARAMETER NAME="C_MAX_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="custom_m_axi_s_mread_master_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="baseAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rd_baseAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_baseAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="req_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rd_req_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_req_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_full_n" SIGIS="undef" SIGNAME="mread_master_0_req_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_req_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_wr_en" SIGIS="undef" SIGNAME="External_Ports_rd_req_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_req_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_start" SIGIS="undef" SIGNAME="step_to_pulse_0_pul_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="step_to_pulse_0" PORT="pul_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_done" SIGIS="undef" SIGNAME="mread_master_0_req_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_ARVALID" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_ARID" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="mread_master_0_m_axi_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_ARREADY" SIGIS="undef" SIGNAME="External_Ports_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_RVALID" SIGIS="undef" SIGNAME="External_Ports_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_RLAST" SIGIS="undef" SIGNAME="External_Ports_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_RID" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_RREADY" SIGIS="undef" SIGNAME="mread_master_0_m_axi_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="custom_m_axi_s_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="custom_m_axi_s_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_ARCACHE"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_ARREGION"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/step_to_pulse_0" HWVERSION="1.0" INSTANCE="step_to_pulse_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="step_to_pulse" VLNV="user.org:user:step_to_pulse:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="custom_m_axi_s_step_to_pulse_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="step_in" SIGIS="undef" SIGNAME="External_Ports_rd_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rd_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pul_out" SIGIS="undef" SIGNAME="step_to_pulse_0_pul_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mread_master_0" PORT="req_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/step_to_pulse_1" HWVERSION="1.0" INSTANCE="step_to_pulse_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="step_to_pulse" VLNV="user.org:user:step_to_pulse:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="custom_m_axi_s_step_to_pulse_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="step_in" SIGIS="undef" SIGNAME="External_Ports_wr_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pul_out" SIGIS="undef" SIGNAME="step_to_pulse_1_pul_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="swr_engine_0" PORT="req_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/swr_engine_0" HWVERSION="1.0" INSTANCE="swr_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="swr_engine" VLNV="user.org:user:swr_engine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_MAX_LENGTH_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_MAX_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_LOG_BURST_LENGTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="custom_m_axi_s_swr_engine_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="baseAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_baseAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_baseAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="req_start" SIGIS="undef" SIGNAME="step_to_pulse_1_pul_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="step_to_pulse_1" PORT="pul_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="req_length" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="req_done" SIGIS="undef" SIGNAME="swr_engine_0_req_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_AWVALID" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_AWID" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_AWREADY" SIGIS="undef" SIGNAME="External_Ports_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WLAST" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_WVALID" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_WREADY" SIGIS="undef" SIGNAME="External_Ports_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BVALID" SIGIS="undef" SIGNAME="External_Ports_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BREADY" SIGIS="undef" SIGNAME="swr_engine_0_m_axi_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="custom_m_axi_s_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="64" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="custom_m_axi_s_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
