

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Mon May 13 18:48:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.169 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      248|      248|  1.984 us|  1.984 us|  248|  248|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |      246|      246|         3|          1|          1|   244|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i12 %i" [receiver.cpp:70]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %i_2, i32 4, i32 11" [receiver.cpp:68]   --->   Operation 10 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %lshr_ln" [receiver.cpp:68]   --->   Operation 11 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%samples_I_1_addr = getelementptr i18 %samples_I_1, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 12 'getelementptr' 'samples_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%samples_I_1_load = load i8 %samples_I_1_addr" [receiver.cpp:70]   --->   Operation 13 'load' 'samples_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%samples_Q_1_addr = getelementptr i18 %samples_Q_1, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 14 'getelementptr' 'samples_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%samples_I_2_addr = getelementptr i18 %samples_I_2, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 15 'getelementptr' 'samples_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%samples_Q_2_addr = getelementptr i18 %samples_Q_2, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 16 'getelementptr' 'samples_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%samples_I_3_addr = getelementptr i18 %samples_I_3, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 17 'getelementptr' 'samples_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%samples_Q_3_addr = getelementptr i18 %samples_Q_3, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 18 'getelementptr' 'samples_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%samples_I_4_addr = getelementptr i18 %samples_I_4, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 19 'getelementptr' 'samples_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%samples_Q_4_addr = getelementptr i18 %samples_Q_4, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 20 'getelementptr' 'samples_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%samples_I_5_addr = getelementptr i18 %samples_I_5, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 21 'getelementptr' 'samples_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%samples_Q_5_addr = getelementptr i18 %samples_Q_5, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 22 'getelementptr' 'samples_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%samples_I_6_addr = getelementptr i18 %samples_I_6, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 23 'getelementptr' 'samples_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%samples_Q_6_addr = getelementptr i18 %samples_Q_6, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 24 'getelementptr' 'samples_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%samples_I_7_addr = getelementptr i18 %samples_I_7, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 25 'getelementptr' 'samples_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%samples_Q_7_addr = getelementptr i18 %samples_Q_7, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 26 'getelementptr' 'samples_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%samples_I_8_addr = getelementptr i18 %samples_I_8, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 27 'getelementptr' 'samples_I_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%samples_Q_8_addr = getelementptr i18 %samples_Q_8, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 28 'getelementptr' 'samples_Q_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%samples_I_9_addr = getelementptr i18 %samples_I_9, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 29 'getelementptr' 'samples_I_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%samples_Q_9_addr = getelementptr i18 %samples_Q_9, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 30 'getelementptr' 'samples_Q_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%samples_I_10_addr = getelementptr i18 %samples_I_10, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 31 'getelementptr' 'samples_I_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%samples_Q_10_addr = getelementptr i18 %samples_Q_10, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 32 'getelementptr' 'samples_Q_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln68)   --->   "%or_ln70 = or i12 %i_2, i12 11" [receiver.cpp:70]   --->   Operation 33 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%samples_I_11_addr = getelementptr i18 %samples_I_11, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 34 'getelementptr' 'samples_I_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%samples_Q_11_addr = getelementptr i18 %samples_Q_11, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 35 'getelementptr' 'samples_Q_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%samples_I_2_load = load i8 %samples_I_2_addr" [receiver.cpp:70]   --->   Operation 36 'load' 'samples_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%samples_I_3_load = load i8 %samples_I_3_addr" [receiver.cpp:70]   --->   Operation 37 'load' 'samples_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%samples_I_4_load = load i8 %samples_I_4_addr" [receiver.cpp:70]   --->   Operation 38 'load' 'samples_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%samples_I_5_load = load i8 %samples_I_5_addr" [receiver.cpp:70]   --->   Operation 39 'load' 'samples_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%samples_I_6_load = load i8 %samples_I_6_addr" [receiver.cpp:70]   --->   Operation 40 'load' 'samples_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%samples_I_7_load = load i8 %samples_I_7_addr" [receiver.cpp:70]   --->   Operation 41 'load' 'samples_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%samples_I_8_load = load i8 %samples_I_8_addr" [receiver.cpp:70]   --->   Operation 42 'load' 'samples_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%samples_I_9_load = load i8 %samples_I_9_addr" [receiver.cpp:70]   --->   Operation 43 'load' 'samples_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%samples_I_10_load = load i8 %samples_I_10_addr" [receiver.cpp:70]   --->   Operation 44 'load' 'samples_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%samples_I_11_load = load i8 %samples_I_11_addr" [receiver.cpp:70]   --->   Operation 45 'load' 'samples_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%samples_Q_11_load = load i8 %samples_Q_11_addr" [receiver.cpp:71]   --->   Operation 46 'load' 'samples_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%samples_Q_1_load = load i8 %samples_Q_1_addr" [receiver.cpp:71]   --->   Operation 47 'load' 'samples_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%samples_Q_2_load = load i8 %samples_Q_2_addr" [receiver.cpp:71]   --->   Operation 48 'load' 'samples_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%samples_Q_3_load = load i8 %samples_Q_3_addr" [receiver.cpp:71]   --->   Operation 49 'load' 'samples_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%samples_Q_4_load = load i8 %samples_Q_4_addr" [receiver.cpp:71]   --->   Operation 50 'load' 'samples_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%samples_Q_5_load = load i8 %samples_Q_5_addr" [receiver.cpp:71]   --->   Operation 51 'load' 'samples_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%samples_Q_6_load = load i8 %samples_Q_6_addr" [receiver.cpp:71]   --->   Operation 52 'load' 'samples_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%samples_Q_7_load = load i8 %samples_Q_7_addr" [receiver.cpp:71]   --->   Operation 53 'load' 'samples_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%samples_Q_8_load = load i8 %samples_Q_8_addr" [receiver.cpp:71]   --->   Operation 54 'load' 'samples_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%samples_Q_9_load = load i8 %samples_Q_9_addr" [receiver.cpp:71]   --->   Operation 55 'load' 'samples_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%samples_Q_10_load = load i8 %samples_Q_10_addr" [receiver.cpp:71]   --->   Operation 56 'load' 'samples_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 57 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln68 = icmp_ult  i12 %or_ln70, i12 3915" [receiver.cpp:68]   --->   Operation 57 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.end.exitStub, void %for.inc.11" [receiver.cpp:68]   --->   Operation 58 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%samples_I_12_addr = getelementptr i18 %samples_I_12, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 59 'getelementptr' 'samples_I_12_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%samples_I_12_load = load i8 %samples_I_12_addr" [receiver.cpp:70]   --->   Operation 60 'load' 'samples_I_12_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%samples_Q_12_addr = getelementptr i18 %samples_Q_12, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 61 'getelementptr' 'samples_Q_12_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%samples_I_13_addr = getelementptr i18 %samples_I_13, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 62 'getelementptr' 'samples_I_13_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%samples_Q_13_addr = getelementptr i18 %samples_Q_13, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 63 'getelementptr' 'samples_Q_13_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%samples_I_14_addr = getelementptr i18 %samples_I_14, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 64 'getelementptr' 'samples_I_14_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%samples_Q_14_addr = getelementptr i18 %samples_Q_14, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 65 'getelementptr' 'samples_Q_14_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%samples_I_15_addr = getelementptr i18 %samples_I_15, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 66 'getelementptr' 'samples_I_15_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%samples_Q_15_addr = getelementptr i18 %samples_Q_15, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 67 'getelementptr' 'samples_Q_15_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.54ns)   --->   "%add_ln70 = add i12 %i_2, i12 16" [receiver.cpp:70]   --->   Operation 68 'add' 'add_ln70' <Predicate = (icmp_ln68)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln70_1 = add i8 %lshr_ln, i8 1" [receiver.cpp:70]   --->   Operation 69 'add' 'add_ln70_1' <Predicate = (icmp_ln68)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %add_ln70_1" [receiver.cpp:70]   --->   Operation 70 'zext' 'zext_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%samples_I_0_addr_1 = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln70" [receiver.cpp:70]   --->   Operation 71 'getelementptr' 'samples_I_0_addr_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%samples_Q_0_addr_1 = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln70" [receiver.cpp:71]   --->   Operation 72 'getelementptr' 'samples_Q_0_addr_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%samples_I_13_load = load i8 %samples_I_13_addr" [receiver.cpp:70]   --->   Operation 73 'load' 'samples_I_13_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%samples_I_14_load = load i8 %samples_I_14_addr" [receiver.cpp:70]   --->   Operation 74 'load' 'samples_I_14_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%samples_I_15_load = load i8 %samples_I_15_addr" [receiver.cpp:70]   --->   Operation 75 'load' 'samples_I_15_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%samples_I_0_load = load i8 %samples_I_0_addr_1" [receiver.cpp:70]   --->   Operation 76 'load' 'samples_I_0_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%samples_Q_0_load = load i8 %samples_Q_0_addr_1" [receiver.cpp:71]   --->   Operation 77 'load' 'samples_Q_0_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%samples_Q_12_load = load i8 %samples_Q_12_addr" [receiver.cpp:71]   --->   Operation 78 'load' 'samples_Q_12_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%samples_Q_13_load = load i8 %samples_Q_13_addr" [receiver.cpp:71]   --->   Operation 79 'load' 'samples_Q_13_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%samples_Q_14_load = load i8 %samples_Q_14_addr" [receiver.cpp:71]   --->   Operation 80 'load' 'samples_Q_14_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%samples_Q_15_load = load i8 %samples_Q_15_addr" [receiver.cpp:71]   --->   Operation 81 'load' 'samples_Q_15_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln68 = store i12 %add_ln70, i12 %i" [receiver.cpp:68]   --->   Operation 82 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%samples_I_1_load = load i8 %samples_I_1_addr" [receiver.cpp:70]   --->   Operation 83 'load' 'samples_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%samples_I_2_load = load i8 %samples_I_2_addr" [receiver.cpp:70]   --->   Operation 84 'load' 'samples_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%samples_I_3_load = load i8 %samples_I_3_addr" [receiver.cpp:70]   --->   Operation 85 'load' 'samples_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%samples_I_4_load = load i8 %samples_I_4_addr" [receiver.cpp:70]   --->   Operation 86 'load' 'samples_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%samples_I_5_load = load i8 %samples_I_5_addr" [receiver.cpp:70]   --->   Operation 87 'load' 'samples_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%samples_I_6_load = load i8 %samples_I_6_addr" [receiver.cpp:70]   --->   Operation 88 'load' 'samples_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%samples_I_7_load = load i8 %samples_I_7_addr" [receiver.cpp:70]   --->   Operation 89 'load' 'samples_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%samples_I_8_load = load i8 %samples_I_8_addr" [receiver.cpp:70]   --->   Operation 90 'load' 'samples_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%samples_I_9_load = load i8 %samples_I_9_addr" [receiver.cpp:70]   --->   Operation 91 'load' 'samples_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%samples_I_10_load = load i8 %samples_I_10_addr" [receiver.cpp:70]   --->   Operation 92 'load' 'samples_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%samples_I_11_load = load i8 %samples_I_11_addr" [receiver.cpp:70]   --->   Operation 93 'load' 'samples_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%samples_Q_11_load = load i8 %samples_Q_11_addr" [receiver.cpp:71]   --->   Operation 94 'load' 'samples_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%samples_Q_1_load = load i8 %samples_Q_1_addr" [receiver.cpp:71]   --->   Operation 95 'load' 'samples_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%samples_Q_2_load = load i8 %samples_Q_2_addr" [receiver.cpp:71]   --->   Operation 96 'load' 'samples_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%samples_Q_3_load = load i8 %samples_Q_3_addr" [receiver.cpp:71]   --->   Operation 97 'load' 'samples_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%samples_Q_4_load = load i8 %samples_Q_4_addr" [receiver.cpp:71]   --->   Operation 98 'load' 'samples_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%samples_Q_5_load = load i8 %samples_Q_5_addr" [receiver.cpp:71]   --->   Operation 99 'load' 'samples_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%samples_Q_6_load = load i8 %samples_Q_6_addr" [receiver.cpp:71]   --->   Operation 100 'load' 'samples_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%samples_Q_7_load = load i8 %samples_Q_7_addr" [receiver.cpp:71]   --->   Operation 101 'load' 'samples_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%samples_Q_8_load = load i8 %samples_Q_8_addr" [receiver.cpp:71]   --->   Operation 102 'load' 'samples_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%samples_Q_9_load = load i8 %samples_Q_9_addr" [receiver.cpp:71]   --->   Operation 103 'load' 'samples_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%samples_Q_10_load = load i8 %samples_Q_10_addr" [receiver.cpp:71]   --->   Operation 104 'load' 'samples_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%samples_I_12_load = load i8 %samples_I_12_addr" [receiver.cpp:70]   --->   Operation 105 'load' 'samples_I_12_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%samples_I_13_load = load i8 %samples_I_13_addr" [receiver.cpp:70]   --->   Operation 106 'load' 'samples_I_13_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%samples_I_14_load = load i8 %samples_I_14_addr" [receiver.cpp:70]   --->   Operation 107 'load' 'samples_I_14_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%samples_I_15_load = load i8 %samples_I_15_addr" [receiver.cpp:70]   --->   Operation 108 'load' 'samples_I_15_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%samples_I_0_load = load i8 %samples_I_0_addr_1" [receiver.cpp:70]   --->   Operation 109 'load' 'samples_I_0_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%samples_Q_0_load = load i8 %samples_Q_0_addr_1" [receiver.cpp:71]   --->   Operation 110 'load' 'samples_Q_0_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%samples_Q_12_load = load i8 %samples_Q_12_addr" [receiver.cpp:71]   --->   Operation 111 'load' 'samples_Q_12_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%samples_Q_13_load = load i8 %samples_Q_13_addr" [receiver.cpp:71]   --->   Operation 112 'load' 'samples_Q_13_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%samples_Q_14_load = load i8 %samples_Q_14_addr" [receiver.cpp:71]   --->   Operation 113 'load' 'samples_Q_14_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%samples_Q_15_load = load i8 %samples_Q_15_addr" [receiver.cpp:71]   --->   Operation 114 'load' 'samples_Q_15_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [receiver.cpp:68]   --->   Operation 116 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%samples_I_0_addr = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln68" [receiver.cpp:70]   --->   Operation 117 'getelementptr' 'samples_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%samples_Q_0_addr = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln68" [receiver.cpp:71]   --->   Operation 118 'getelementptr' 'samples_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_1_load, i8 %samples_I_0_addr" [receiver.cpp:70]   --->   Operation 119 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_2_load, i8 %samples_I_1_addr" [receiver.cpp:70]   --->   Operation 120 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_3_load, i8 %samples_I_2_addr" [receiver.cpp:70]   --->   Operation 121 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_4_load, i8 %samples_I_3_addr" [receiver.cpp:70]   --->   Operation 122 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_5_load, i8 %samples_I_4_addr" [receiver.cpp:70]   --->   Operation 123 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_6_load, i8 %samples_I_5_addr" [receiver.cpp:70]   --->   Operation 124 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_7_load, i8 %samples_I_6_addr" [receiver.cpp:70]   --->   Operation 125 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_8_load, i8 %samples_I_7_addr" [receiver.cpp:70]   --->   Operation 126 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_9_load, i8 %samples_I_8_addr" [receiver.cpp:70]   --->   Operation 127 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_10_load, i8 %samples_I_9_addr" [receiver.cpp:70]   --->   Operation 128 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_11_load, i8 %samples_I_10_addr" [receiver.cpp:70]   --->   Operation 129 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_1_load, i8 %samples_Q_0_addr" [receiver.cpp:71]   --->   Operation 130 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_2_load, i8 %samples_Q_1_addr" [receiver.cpp:71]   --->   Operation 131 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_3_load, i8 %samples_Q_2_addr" [receiver.cpp:71]   --->   Operation 132 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_4_load, i8 %samples_Q_3_addr" [receiver.cpp:71]   --->   Operation 133 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_5_load, i8 %samples_Q_4_addr" [receiver.cpp:71]   --->   Operation 134 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_6_load, i8 %samples_Q_5_addr" [receiver.cpp:71]   --->   Operation 135 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_7_load, i8 %samples_Q_6_addr" [receiver.cpp:71]   --->   Operation 136 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_8_load, i8 %samples_Q_7_addr" [receiver.cpp:71]   --->   Operation 137 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_9_load, i8 %samples_Q_8_addr" [receiver.cpp:71]   --->   Operation 138 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_10_load, i8 %samples_Q_9_addr" [receiver.cpp:71]   --->   Operation 139 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_11_load, i8 %samples_Q_10_addr" [receiver.cpp:71]   --->   Operation 140 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_12_load, i8 %samples_I_11_addr" [receiver.cpp:70]   --->   Operation 142 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_13_load, i8 %samples_I_12_addr" [receiver.cpp:70]   --->   Operation 143 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_14_load, i8 %samples_I_13_addr" [receiver.cpp:70]   --->   Operation 144 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_15_load, i8 %samples_I_14_addr" [receiver.cpp:70]   --->   Operation 145 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln70 = store i18 %samples_I_0_load, i8 %samples_I_15_addr" [receiver.cpp:70]   --->   Operation 146 'store' 'store_ln70' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_12_load, i8 %samples_Q_11_addr" [receiver.cpp:71]   --->   Operation 147 'store' 'store_ln71' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_13_load, i8 %samples_Q_12_addr" [receiver.cpp:71]   --->   Operation 148 'store' 'store_ln71' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_14_load, i8 %samples_Q_13_addr" [receiver.cpp:71]   --->   Operation 149 'store' 'store_ln71' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_15_load, i8 %samples_Q_14_addr" [receiver.cpp:71]   --->   Operation 150 'store' 'store_ln71' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln71 = store i18 %samples_Q_0_load, i8 %samples_Q_15_addr" [receiver.cpp:71]   --->   Operation 151 'store' 'store_ln71' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.0.split" [receiver.cpp:68]   --->   Operation 152 'br' 'br_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 153 'ret' 'ret_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0.000 ns)
	'load' operation ('i', receiver.cpp:70) on local variable 'i' [37]  (0.000 ns)
	'add' operation ('add_ln70_1', receiver.cpp:70) [125]  (1.915 ns)
	'getelementptr' operation ('samples_I_0_addr_1', receiver.cpp:70) [127]  (0.000 ns)
	'load' operation ('samples_I_0_load', receiver.cpp:70) on array 'samples_I_0' [132]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('samples_I_12_load', receiver.cpp:70) on array 'samples_I_12' [116]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln70', receiver.cpp:70) of variable 'samples_I_12_load', receiver.cpp:70 on array 'samples_I_11' [133]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
