digraph "0_linux_715230a44310a8cf66fbfb5a46f9a62a9b2de424@pointer" {
"1000323" [label="(Call,tg3_asic_rev(tp))"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000322" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5717)"];
"1000367" [label="(Call,tg3_asic_rev(tp))"];
"1000366" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57780)"];
"1000431" [label="(Call,tg3_asic_rev(tp))"];
"1000430" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57765)"];
"1000523" [label="(Call,tg3_asic_rev(tp))"];
"1000522" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57766)"];
"1000587" [label="(Call,tg3_asic_rev(tp))"];
"1000586" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5906)"];
"1000439" [label="(Identifier,tp)"];
"1000366" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57780)"];
"1000367" [label="(Call,tg3_asic_rev(tp))"];
"1000431" [label="(Call,tg3_asic_rev(tp))"];
"1000586" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5906)"];
"1000430" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57765)"];
"1000323" [label="(Call,tg3_asic_rev(tp))"];
"1000365" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57780))"];
"1000433" [label="(Identifier,ASIC_REV_57765)"];
"1000522" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57766)"];
"1000523" [label="(Call,tg3_asic_rev(tp))"];
"1000525" [label="(Identifier,ASIC_REV_57766)"];
"1000593" [label="(Identifier,tp)"];
"1000119" [label="(Call,&vpdlen)"];
"1000588" [label="(Identifier,tp)"];
"1000375" [label="(Identifier,tp)"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000324" [label="(Identifier,tp)"];
"1000325" [label="(Identifier,ASIC_REV_5717)"];
"1000368" [label="(Identifier,tp)"];
"1000531" [label="(Identifier,tp)"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000604" [label="(MethodReturn,static void)"];
"1000332" [label="(Identifier,tp)"];
"1000321" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_5717))"];
"1000587" [label="(Call,tg3_asic_rev(tp))"];
"1000369" [label="(Identifier,ASIC_REV_57780)"];
"1000432" [label="(Identifier,tp)"];
"1000429" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57765))"];
"1000524" [label="(Identifier,tp)"];
"1000598" [label="(JumpTarget,nomatch:)"];
"1000521" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57766))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000322" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5717)"];
"1000589" [label="(Identifier,ASIC_REV_5906)"];
"1000585" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_5906))"];
"1000118" [label="(Identifier,tp)"];
"1000323" -> "1000322"  [label="AST: "];
"1000323" -> "1000324"  [label="CFG: "];
"1000324" -> "1000323"  [label="AST: "];
"1000325" -> "1000323"  [label="CFG: "];
"1000323" -> "1000604"  [label="DDG: tp"];
"1000323" -> "1000322"  [label="DDG: tp"];
"1000117" -> "1000323"  [label="DDG: tp"];
"1000101" -> "1000323"  [label="DDG: tp"];
"1000323" -> "1000367"  [label="DDG: tp"];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000604"  [label="DDG: tp"];
"1000117" -> "1000604"  [label="DDG: &vpdlen"];
"1000117" -> "1000115"  [label="DDG: tp"];
"1000117" -> "1000115"  [label="DDG: &vpdlen"];
"1000101" -> "1000117"  [label="DDG: tp"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000604"  [label="DDG: tp"];
"1000101" -> "1000367"  [label="DDG: tp"];
"1000101" -> "1000431"  [label="DDG: tp"];
"1000101" -> "1000523"  [label="DDG: tp"];
"1000101" -> "1000587"  [label="DDG: tp"];
"1000322" -> "1000321"  [label="AST: "];
"1000322" -> "1000325"  [label="CFG: "];
"1000325" -> "1000322"  [label="AST: "];
"1000332" -> "1000322"  [label="CFG: "];
"1000368" -> "1000322"  [label="CFG: "];
"1000322" -> "1000604"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_5717"];
"1000322" -> "1000604"  [label="DDG: ASIC_REV_5717"];
"1000322" -> "1000604"  [label="DDG: tg3_asic_rev(tp)"];
"1000367" -> "1000366"  [label="AST: "];
"1000367" -> "1000368"  [label="CFG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000369" -> "1000367"  [label="CFG: "];
"1000367" -> "1000604"  [label="DDG: tp"];
"1000367" -> "1000366"  [label="DDG: tp"];
"1000367" -> "1000431"  [label="DDG: tp"];
"1000366" -> "1000365"  [label="AST: "];
"1000366" -> "1000369"  [label="CFG: "];
"1000369" -> "1000366"  [label="AST: "];
"1000375" -> "1000366"  [label="CFG: "];
"1000432" -> "1000366"  [label="CFG: "];
"1000366" -> "1000604"  [label="DDG: ASIC_REV_57780"];
"1000366" -> "1000604"  [label="DDG: tg3_asic_rev(tp)"];
"1000366" -> "1000604"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57780"];
"1000431" -> "1000430"  [label="AST: "];
"1000431" -> "1000432"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000433" -> "1000431"  [label="CFG: "];
"1000431" -> "1000604"  [label="DDG: tp"];
"1000431" -> "1000430"  [label="DDG: tp"];
"1000431" -> "1000523"  [label="DDG: tp"];
"1000430" -> "1000429"  [label="AST: "];
"1000430" -> "1000433"  [label="CFG: "];
"1000433" -> "1000430"  [label="AST: "];
"1000439" -> "1000430"  [label="CFG: "];
"1000524" -> "1000430"  [label="CFG: "];
"1000430" -> "1000604"  [label="DDG: tg3_asic_rev(tp)"];
"1000430" -> "1000604"  [label="DDG: ASIC_REV_57765"];
"1000430" -> "1000604"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57765"];
"1000523" -> "1000522"  [label="AST: "];
"1000523" -> "1000524"  [label="CFG: "];
"1000524" -> "1000523"  [label="AST: "];
"1000525" -> "1000523"  [label="CFG: "];
"1000523" -> "1000604"  [label="DDG: tp"];
"1000523" -> "1000522"  [label="DDG: tp"];
"1000523" -> "1000587"  [label="DDG: tp"];
"1000522" -> "1000521"  [label="AST: "];
"1000522" -> "1000525"  [label="CFG: "];
"1000525" -> "1000522"  [label="AST: "];
"1000531" -> "1000522"  [label="CFG: "];
"1000588" -> "1000522"  [label="CFG: "];
"1000522" -> "1000604"  [label="DDG: ASIC_REV_57766"];
"1000522" -> "1000604"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57766"];
"1000522" -> "1000604"  [label="DDG: tg3_asic_rev(tp)"];
"1000587" -> "1000586"  [label="AST: "];
"1000587" -> "1000588"  [label="CFG: "];
"1000588" -> "1000587"  [label="AST: "];
"1000589" -> "1000587"  [label="CFG: "];
"1000587" -> "1000604"  [label="DDG: tp"];
"1000587" -> "1000586"  [label="DDG: tp"];
"1000586" -> "1000585"  [label="AST: "];
"1000586" -> "1000589"  [label="CFG: "];
"1000589" -> "1000586"  [label="AST: "];
"1000593" -> "1000586"  [label="CFG: "];
"1000598" -> "1000586"  [label="CFG: "];
"1000586" -> "1000604"  [label="DDG: ASIC_REV_5906"];
"1000586" -> "1000604"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_5906"];
"1000586" -> "1000604"  [label="DDG: tg3_asic_rev(tp)"];
}
