# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FDP.srcs/sources_1/new/polynomial_engine.v" \
"../../../../FDP.srcs/sources_1/imports/new/add_function.v" \
"../../../../FDP.srcs/sources_1/imports/new/calculator_display.v" \
"../../../../FDP.srcs/sources_1/imports/new/entering_numbers.v" \
"../../../../FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/freq_clock_gen.v" \
"../../../../FDP.srcs/sources_1/imports/new/mode_of_operation.v" \
"../../../../FDP.srcs/sources_1/new/top_module.v" \
"../../../../FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/debouncer.v" \
"../../../../FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v" \
"../../../../FDP.srcs/sources_1/new/debouncer_parent.v" \
"../../../../FDP.srcs/sources_1/new/cosine_function.v" \
"../../../../FDP.srcs/sim_1/new/polynomial_engine_simulation.v" \
"../../../../FDP.srcs/sim_1/new/cosine_function_simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
