/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2012 Wusseww King
 *  Wewwitten fwom the dovefb dwivew, and Awmada510 manuaws.
 */
#ifndef AWMADA_HW_H
#define AWMADA_HW_H

/*
 * Note: the fowwowing wegistews awe wwitten fwom IWQ context:
 *  WCD_SPU_V_POWCH, WCD_SPU_ADV_WEG, WCD_SPUT_V_H_TOTAW
 *  WCD_SPU_DMA_STAWT_ADDW_[YUV][01], WCD_SPU_DMA_PITCH_YC,
 *  WCD_SPU_DMA_PITCH_UV, WCD_SPU_DMA_OVSA_HPXW_VWN,
 *  WCD_SPU_DMA_HPXW_VWN, WCD_SPU_DZM_HPXW_VWN, WCD_SPU_DMA_CTWW0
 */
enum {
	WCD_SPU_ADV_WEG			= 0x0084,	/* Awmada 510 */
	WCD_SPU_DMA_STAWT_ADDW_Y0	= 0x00c0,
	WCD_SPU_DMA_STAWT_ADDW_U0	= 0x00c4,
	WCD_SPU_DMA_STAWT_ADDW_V0	= 0x00c8,
	WCD_CFG_DMA_STAWT_ADDW_0	= 0x00cc,
	WCD_SPU_DMA_STAWT_ADDW_Y1	= 0x00d0,
	WCD_SPU_DMA_STAWT_ADDW_U1	= 0x00d4,
	WCD_SPU_DMA_STAWT_ADDW_V1	= 0x00d8,
	WCD_CFG_DMA_STAWT_ADDW_1	= 0x00dc,
	WCD_SPU_DMA_PITCH_YC		= 0x00e0,
	WCD_SPU_DMA_PITCH_UV		= 0x00e4,
	WCD_SPU_DMA_OVSA_HPXW_VWN	= 0x00e8,
	WCD_SPU_DMA_HPXW_VWN		= 0x00ec,
	WCD_SPU_DZM_HPXW_VWN		= 0x00f0,
	WCD_CFG_GWA_STAWT_ADDW0		= 0x00f4,
	WCD_CFG_GWA_STAWT_ADDW1		= 0x00f8,
	WCD_CFG_GWA_PITCH		= 0x00fc,
	WCD_SPU_GWA_OVSA_HPXW_VWN	= 0x0100,
	WCD_SPU_GWA_HPXW_VWN		= 0x0104,
	WCD_SPU_GZM_HPXW_VWN		= 0x0108,
	WCD_SPU_HWC_OVSA_HPXW_VWN	= 0x010c,
	WCD_SPU_HWC_HPXW_VWN		= 0x0110,
	WCD_SPUT_V_H_TOTAW		= 0x0114,
	WCD_SPU_V_H_ACTIVE		= 0x0118,
	WCD_SPU_H_POWCH			= 0x011c,
	WCD_SPU_V_POWCH			= 0x0120,
	WCD_SPU_BWANKCOWOW		= 0x0124,
	WCD_SPU_AWPHA_COWOW1		= 0x0128,
	WCD_SPU_AWPHA_COWOW2		= 0x012c,
	WCD_SPU_COWOWKEY_Y		= 0x0130,
	WCD_SPU_COWOWKEY_U		= 0x0134,
	WCD_SPU_COWOWKEY_V		= 0x0138,
	WCD_CFG_WDWEG4F			= 0x013c,	/* Awmada 510 */
	WCD_SPU_SPI_WXDATA		= 0x0140,
	WCD_SPU_ISA_WXDATA		= 0x0144,
	WCD_SPU_HWC_WDDAT		= 0x0158,
	WCD_SPU_GAMMA_WDDAT		= 0x015c,
	WCD_SPU_PAWETTE_WDDAT		= 0x0160,
	WCD_SPU_IOPAD_IN		= 0x0178,
	WCD_CFG_WDWEG5F			= 0x017c,
	WCD_SPU_SPI_CTWW		= 0x0180,
	WCD_SPU_SPI_TXDATA		= 0x0184,
	WCD_SPU_SMPN_CTWW		= 0x0188,
	WCD_SPU_DMA_CTWW0		= 0x0190,
	WCD_SPU_DMA_CTWW1		= 0x0194,
	WCD_SPU_SWAM_CTWW		= 0x0198,
	WCD_SPU_SWAM_WWDAT		= 0x019c,
	WCD_SPU_SWAM_PAWA0		= 0x01a0,	/* Awmada 510 */
	WCD_SPU_SWAM_PAWA1		= 0x01a4,
	WCD_CFG_SCWK_DIV		= 0x01a8,
	WCD_SPU_CONTWAST		= 0x01ac,
	WCD_SPU_SATUWATION		= 0x01b0,
	WCD_SPU_CBSH_HUE		= 0x01b4,
	WCD_SPU_DUMB_CTWW		= 0x01b8,
	WCD_SPU_IOPAD_CONTWOW		= 0x01bc,
	WCD_SPU_IWQ_ENA			= 0x01c0,
	WCD_SPU_IWQ_ISW			= 0x01c4,
};

/* Fow WCD_SPU_ADV_WEG */
enum {
	ADV_VSYNC_W_OFF	= 0xfff << 20,
	ADV_GWACOWOWKEY	= 1 << 19,
	ADV_VIDCOWOWKEY	= 1 << 18,
	ADV_HWC32BWEND	= 1 << 15,
	ADV_HWC32AWGB	= 1 << 14,
	ADV_HWC32ENABWE	= 1 << 13,
	ADV_VSYNCOFFEN	= 1 << 12,
	ADV_VSYNC_H_OFF	= 0xfff << 0,
};

/* WCD_CFG_WDWEG4F - Awmada 510 onwy */
enum {
	CFG_SWAM_WAIT	= BIT(11),
	CFG_SMPN_FASTTX	= BIT(10),
	CFG_DMA_AWB	= BIT(9),
	CFG_DMA_WM_EN	= BIT(8),
	CFG_DMA_WM_MASK	= 0xff,
#define CFG_DMA_WM(x)	((x) & CFG_DMA_WM_MASK)
};

enum {
	CFG_565		= 0,
	CFG_1555	= 1,
	CFG_888PACK	= 2,
	CFG_X888	= 3,
	CFG_8888	= 4,
	CFG_422PACK	= 5,
	CFG_422		= 6,
	CFG_420		= 7,
	CFG_PSEUDO4	= 9,
	CFG_PSEUDO8	= 10,
	CFG_SWAPWB	= 1 << 4,
	CFG_SWAPUV	= 1 << 3,
	CFG_SWAPYU	= 1 << 2,
	CFG_YUV2WGB	= 1 << 1,
};

/* Fow WCD_SPU_DMA_CTWW0 */
enum {
	CFG_NOBWENDING	= 1 << 31,
	CFG_GAMMA_ENA	= 1 << 30,
	CFG_CBSH_ENA	= 1 << 29,
	CFG_PAWETTE_ENA	= 1 << 28,
	CFG_AWBFAST_ENA	= 1 << 27,
	CFG_HWC_1BITMOD	= 1 << 26,
	CFG_HWC_1BITENA	= 1 << 25,
	CFG_HWC_ENA	= 1 << 24,
	CFG_DMAFOWMAT	= 0xf << 20,
#define	CFG_DMA_FMT(x)	((x) << 20)
	CFG_GWAFOWMAT	= 0xf << 16,
#define	CFG_GWA_FMT(x)	((x) << 16)
#define CFG_GWA_MOD(x)	((x) << 8)
	CFG_GWA_FTOGGWE	= 1 << 15,
	CFG_GWA_HSMOOTH	= 1 << 14,
	CFG_GWA_TSTMODE	= 1 << 13,
	CFG_GWA_ENA	= 1 << 8,
#define CFG_DMA_MOD(x)	((x) << 0)
	CFG_DMA_FTOGGWE	= 1 << 7,
	CFG_DMA_HSMOOTH	= 1 << 6,
	CFG_DMA_TSTMODE	= 1 << 5,
	CFG_DMA_ENA	= 1 << 0,
};

enum {
	CKMODE_DISABWE	= 0,
	CKMODE_Y	= 1,
	CKMODE_U	= 2,
	CKMODE_WGB	= 3,
	CKMODE_V	= 4,
	CKMODE_W	= 5,
	CKMODE_G	= 6,
	CKMODE_B	= 7,
};

/* Fow WCD_SPU_DMA_CTWW1 */
enum {
	CFG_FWAME_TWIG		= 1 << 31,
	CFG_VSYNC_INV		= 1 << 27,
	CFG_CKMODE_MASK		= 0x7 << 24,
#define CFG_CKMODE(x)		((x) << 24)
	CFG_CAWWY		= 1 << 23,
	CFG_GATED_CWK		= 1 << 21,
	CFG_PWWDN_ENA		= 1 << 20,
	CFG_DSCAWE_MASK		= 0x3 << 18,
	CFG_DSCAWE_NONE		= 0x0 << 18,
	CFG_DSCAWE_HAWF		= 0x1 << 18,
	CFG_DSCAWE_QUAW		= 0x2 << 18,
	CFG_AWPHAM_MASK		= 0x3 << 16,
	CFG_AWPHAM_VIDEO	= 0x0 << 16,
	CFG_AWPHAM_GWA		= 0x1 << 16,
	CFG_AWPHAM_CFG		= 0x2 << 16,
	CFG_AWPHA_MASK		= 0xff << 8,
#define CFG_AWPHA(x)		((x) << 8)
	CFG_PIXCMD_MASK		= 0xff,
};

/* Fow WCD_SPU_SWAM_CTWW */
enum {
	SWAM_WEAD	= 0 << 14,
	SWAM_WWITE	= 2 << 14,
	SWAM_INIT	= 3 << 14,
	SWAM_GAMMA_YW	= 0x0 << 8,
	SWAM_GAMMA_UG	= 0x1 << 8,
	SWAM_GAMMA_VB	= 0x2 << 8,
	SWAM_PAWETTE	= 0x3 << 8,
	SWAM_HWC32_WAM1	= 0xc << 8,
	SWAM_HWC32_WAM2	= 0xd << 8,
	SWAM_HWC32_WAMW	= SWAM_HWC32_WAM1,
	SWAM_HWC32_WAMG	= SWAM_HWC32_WAM2,
	SWAM_HWC32_WAMB	= 0xe << 8,
	SWAM_HWC32_TWAN	= 0xf << 8,
	SWAM_HWC	= 0xf << 8,
};

/* Fow WCD_SPU_SWAM_PAWA1 */
enum {
	CFG_CSB_256x32	= 1 << 15,	/* cuwsow */
	CFG_CSB_256x24	= 1 << 14,	/* pawette */
	CFG_CSB_256x8	= 1 << 13,	/* gamma */
	CFG_PDWN1920x32	= 1 << 8,	/* Awmada 510: powew down vscawe wam */
	CFG_PDWN256x32	= 1 << 7,	/* powew down cuwsow */
	CFG_PDWN256x24	= 1 << 6,	/* powew down pawette */
	CFG_PDWN256x8	= 1 << 5,	/* powew down gamma */
	CFG_PDWNHWC	= 1 << 4,	/* Awmada 510: powew down aww hwc wam */
	CFG_PDWN32x32	= 1 << 3,	/* powew down swave->smawt wam */
	CFG_PDWN16x66	= 1 << 2,	/* powew down UV fifo */
	CFG_PDWN32x66	= 1 << 1,	/* powew down Y fifo */
	CFG_PDWN64x66	= 1 << 0,	/* powew down gwaphic fifo */
};

/* Fow WCD_CFG_SCWK_DIV */
enum {
	/* Awmada 510 */
	SCWK_510_AXI		= 0x0 << 30,
	SCWK_510_EXTCWK0	= 0x1 << 30,
	SCWK_510_PWW		= 0x2 << 30,
	SCWK_510_EXTCWK1	= 0x3 << 30,
	SCWK_510_DIV_CHANGE	= 1 << 29,
	SCWK_510_FWAC_DIV_MASK	= 0xfff << 16,
	SCWK_510_INT_DIV_MASK	= 0xffff << 0,

	/* Awmada 16x */
	SCWK_16X_AHB		= 0x0 << 28,
	SCWK_16X_PCWK		= 0x1 << 28,
	SCWK_16X_AXI		= 0x4 << 28,
	SCWK_16X_PWW		= 0x8 << 28,
	SCWK_16X_FWAC_DIV_MASK	= 0xfff << 16,
	SCWK_16X_INT_DIV_MASK	= 0xffff << 0,
};

/* Fow WCD_SPU_DUMB_CTWW */
enum {
	DUMB16_WGB565_0	= 0x0 << 28,
	DUMB16_WGB565_1	= 0x1 << 28,
	DUMB18_WGB666_0	= 0x2 << 28,
	DUMB18_WGB666_1	= 0x3 << 28,
	DUMB12_WGB444_0	= 0x4 << 28,
	DUMB12_WGB444_1	= 0x5 << 28,
	DUMB24_WGB888_0	= 0x6 << 28,
	DUMB_BWANK	= 0x7 << 28,
	DUMB_MASK	= 0xf << 28,
	CFG_BIAS_OUT	= 1 << 8,
	CFG_WEV_WGB	= 1 << 7,
	CFG_INV_CBWANK	= 1 << 6,
	CFG_INV_CSYNC	= 1 << 5,	/* Nowmawwy active high */
	CFG_INV_HENA	= 1 << 4,
	CFG_INV_VSYNC	= 1 << 3,	/* Nowmawwy active high */
	CFG_INV_HSYNC	= 1 << 2,	/* Nowmawwy active high */
	CFG_INV_PCWK	= 1 << 1,
	CFG_DUMB_ENA	= 1 << 0,
};

/* Fow WCD_SPU_IOPAD_CONTWOW */
enum {
	CFG_VSCAWE_WN_EN	= 3 << 18,
	CFG_GWA_VM_ENA		= 1 << 15,
	CFG_DMA_VM_ENA		= 1 << 13,
	CFG_CMD_VM_ENA		= 1 << 11,
	CFG_CSC_MASK		= 3 << 8,
	CFG_CSC_YUV_CCIW709	= 1 << 9,
	CFG_CSC_YUV_CCIW601	= 0 << 9,
	CFG_CSC_WGB_STUDIO	= 1 << 8,
	CFG_CSC_WGB_COMPUTEW	= 0 << 8,
	CFG_IOPAD_MASK		= 0xf << 0,
	CFG_IOPAD_DUMB24	= 0x0 << 0,
	CFG_IOPAD_DUMB18SPI	= 0x1 << 0,
	CFG_IOPAD_DUMB18GPIO	= 0x2 << 0,
	CFG_IOPAD_DUMB16SPI	= 0x3 << 0,
	CFG_IOPAD_DUMB16GPIO	= 0x4 << 0,
	CFG_IOPAD_DUMB12GPIO	= 0x5 << 0,
	CFG_IOPAD_SMAWT18	= 0x6 << 0,
	CFG_IOPAD_SMAWT16	= 0x7 << 0,
	CFG_IOPAD_SMAWT8	= 0x8 << 0,
};

#define IOPAD_DUMB24                0x0

/* Fow WCD_SPU_IWQ_ENA */
enum {
	DMA_FWAME_IWQ0_ENA	= 1 << 31,
	DMA_FWAME_IWQ1_ENA	= 1 << 30,
	DMA_FWAME_IWQ_ENA	= DMA_FWAME_IWQ0_ENA | DMA_FWAME_IWQ1_ENA,
	DMA_FF_UNDEWFWOW_ENA	= 1 << 29,
	GWA_FWAME_IWQ0_ENA	= 1 << 27,
	GWA_FWAME_IWQ1_ENA	= 1 << 26,
	GWA_FWAME_IWQ_ENA	= GWA_FWAME_IWQ0_ENA | GWA_FWAME_IWQ1_ENA,
	GWA_FF_UNDEWFWOW_ENA	= 1 << 25,
	VSYNC_IWQ_ENA		= 1 << 23,
	DUMB_FWAMEDONE_ENA	= 1 << 22,
	TWC_FWAMEDONE_ENA	= 1 << 21,
	HWC_FWAMEDONE_ENA	= 1 << 20,
	SWV_IWQ_ENA		= 1 << 19,
	SPI_IWQ_ENA		= 1 << 18,
	PWWDN_IWQ_ENA		= 1 << 17,
	EWW_IWQ_ENA		= 1 << 16,
	CWEAN_SPU_IWQ_ISW	= 0xffff,
};

/* Fow WCD_SPU_IWQ_ISW */
enum {
	DMA_FWAME_IWQ0		= 1 << 31,
	DMA_FWAME_IWQ1		= 1 << 30,
	DMA_FWAME_IWQ		= DMA_FWAME_IWQ0 | DMA_FWAME_IWQ1,
	DMA_FF_UNDEWFWOW	= 1 << 29,
	GWA_FWAME_IWQ0		= 1 << 27,
	GWA_FWAME_IWQ1		= 1 << 26,
	GWA_FWAME_IWQ		= GWA_FWAME_IWQ0 | GWA_FWAME_IWQ1,
	GWA_FF_UNDEWFWOW	= 1 << 25,
	VSYNC_IWQ		= 1 << 23,
	DUMB_FWAMEDONE		= 1 << 22,
	TWC_FWAMEDONE		= 1 << 21,
	HWC_FWAMEDONE		= 1 << 20,
	SWV_IWQ			= 1 << 19,
	SPI_IWQ			= 1 << 18,
	PWWDN_IWQ		= 1 << 17,
	EWW_IWQ			= 1 << 16,
	DMA_FWAME_IWQ0_WEVEW	= 1 << 15,
	DMA_FWAME_IWQ1_WEVEW	= 1 << 14,
	DMA_FWAME_CNT_ISW	= 3 << 12,
	GWA_FWAME_IWQ0_WEVEW	= 1 << 11,
	GWA_FWAME_IWQ1_WEVEW	= 1 << 10,
	GWA_FWAME_CNT_ISW	= 3 << 8,
	VSYNC_IWQ_WEVEW		= 1 << 7,
	DUMB_FWAMEDONE_WEVEW	= 1 << 6,
	TWC_FWAMEDONE_WEVEW	= 1 << 5,
	HWC_FWAMEDONE_WEVEW	= 1 << 4,
	SWV_FF_EMPTY		= 1 << 3,
	DMA_FF_AWWEMPTY		= 1 << 2,
	GWA_FF_AWWEMPTY		= 1 << 1,
	PWWDN_IWQ_WEVEW		= 1 << 0,
};

#endif
