D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis   -part A3P060  -package VQFP100  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\synlog\report\lzy_SD2_fpga_mapper.xml  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.edn   -freq 100.000   C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\synwork\lzy_SD2_prem.srd  -sap  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.sap  -otap  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.tap  -omap  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.map  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.sap  -ologparam  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\syntmp\lzy_SD2.plg  -osyn  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srm  -prjdir  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\  -prjname  lzy_SD2_syn  -log  C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\synlog\lzy_SD2_fpga_mapper.srr 
relcom:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade -1 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\lzy_SD2_fpga_mapper.xml -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\lzy_SD2.edn -freq 100.000 ..\synwork\lzy_SD2_prem.srd -sap ..\lzy_SD2.sap -otap ..\lzy_SD2.tap -omap ..\lzy_SD2.map -devicelib D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\lzy_SD2.sap -ologparam lzy_SD2.plg -osyn ..\lzy_SD2.srm -prjdir ..\ -prjname lzy_SD2_syn -log ..\synlog\lzy_SD2_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1733988604|size:1876|exec:0|csum:
file:..\lzy_SD2.edn|io:o|time:1733988606|size:31752|exec:0|csum:
file:..\synwork\lzy_SD2_prem.srd|io:i|time:1733988606|size:4891|exec:0|csum:84C3448D32B89550DB0E8DA936B26FB3
file:..\lzy_SD2.sap|io:o|time:1733988606|size:165|exec:0|csum:
file:..\lzy_SD2.tap|io:o|time:0|size:0|exec:0|csum:
file:..\lzy_SD2.map|io:o|time:1733988607|size:28|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\lzy_SD2.sap|io:o|time:1733988606|size:165|exec:0|csum:
file:lzy_SD2.plg|io:o|time:1733988607|size:147|exec:0|csum:
file:..\lzy_SD2.srm|io:o|time:1733988606|size:65080|exec:0|csum:
file:..\synlog\lzy_SD2_fpga_mapper.srr|io:o|time:1733988607|size:9631|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
