
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119413                       # Number of seconds simulated
sim_ticks                                119412875187                       # Number of ticks simulated
final_tick                               684711307014                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170998                       # Simulator instruction rate (inst/s)
host_op_rate                                   215501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2155839                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344556                       # Number of bytes of host memory used
host_seconds                                 55390.44                       # Real time elapsed on the host
sim_insts                                  9471666299                       # Number of instructions simulated
sim_ops                                   11936674372                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2242432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3717504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3703552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1574912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3730944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2251136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3294080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2212736                       # Number of bytes read from this memory
system.physmem.bytes_read::total             22766336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5447168                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5447168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17519                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29043                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        28934                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12304                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        29148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        17587                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        25735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        17287                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                177862                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42556                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42556                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18778813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31131517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        41805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     31014679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13188796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31244068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        37517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18851703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27585635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18530129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               190652272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        41805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        37517                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             326933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45616254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45616254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45616254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18778813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31131517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        41805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     31014679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13188796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31244068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        37517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18851703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27585635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18530129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236268526                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21801972                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19460483                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739082                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14494477                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14205866                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310616                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52154                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230289161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123875934                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21801972                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15516482                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715682                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3317582                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936377                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265184026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237573598     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201907      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132554      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157458      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1336877      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3840341      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          609014      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          986175      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10346102      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265184026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076134                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432585                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       227987583                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5672204                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555622                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22172                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946441                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2063396                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20385                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138596225                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946441                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228250000                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3309982                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1550744                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27306300                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       820555                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138399266                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106124                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       633499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181403814                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627332522                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627332522                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34369482                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18591                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9403                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1879629                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24939096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066578                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26664                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927338                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137688883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128895148                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81672                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24916852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51092119                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265184026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486059                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.098900                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208697951     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17769534      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18892462      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10982063      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5672746      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1418389      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678009      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39458      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33414      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265184026                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215218     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87287     23.25%     80.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72907     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101088779     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012908      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22752196     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032075      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128895148                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450113                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375412                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523431405                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162624732                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125617147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129270560                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102399                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5101030                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100633                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946441                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2333489                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101581                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137707624                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24939096                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066578                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       670861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843731                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127265175                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22431041                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1629972                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26462908                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19334967                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031867                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444421                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125645591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125617147                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76004372                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165665173                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438666                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458783                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25096827                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728195                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261237585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219280344     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16498882      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571261      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3351306      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532505      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1078913      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685733      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627454      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3611187      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261237585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3611187                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395338827                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279375228                       # The number of ROB writes
system.switch_cpus0.timesIdled                5126073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21177786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.863618                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.863618                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349209                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349209                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591507174                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163694355                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147142925                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus1.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22332086                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20148804                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1168432                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8482349                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7991445                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1237009                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51879                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    236782642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140544467                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22332086                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9228454                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27796615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3661898                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5453656                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13589551                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1174824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    272497146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.933229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       244700531     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          995338      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2031901      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          849465      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4623410      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4108361      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          797702      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1663903      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12726535      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    272497146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077986                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490793                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       235503127                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6747316                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27695677                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        87248                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2463773                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1962623                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          460                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164812783                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2453                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2463773                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       235737982                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4799807                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1206530                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27561241                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       727808                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164727828                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        309190                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       264867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4333                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    193370140                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    775944962                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    775944962                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171730972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        21639162                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19127                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9651                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1842421                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     38887343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19677876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       178985                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       952371                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         164407293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        158171621                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        81338                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     12529409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     29961450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    272497146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378108                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    216346743     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16770923      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13809363      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5967472      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7567319      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7339863      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4162329      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       328081      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       205053      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    272497146                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         400719     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3124783     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        90393      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99205482     62.72%     62.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1381603      0.87%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9474      0.01%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     37939673     23.99%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     19635389     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158171621                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552349                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3615895                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022861                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    592537621                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176959921                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156826100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161787516                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       284860                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1476644                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          638                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         4037                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       116818                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        14011                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2463773                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4392290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       204577                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    164426570                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     38887343                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     19677876                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9654                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        140269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           79                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         4037                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       681528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       689276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1370804                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157065835                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     37810464                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1105786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            57444296                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20579844                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          19633832                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548487                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156831078                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156826100                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84687667                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        166805525                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547650                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507703                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    127470336                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    149799767                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     14642638                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19098                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1194266                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    270033373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    215745841     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19785899      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9288115      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      9196186      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2499448      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     10704700      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       797604      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       582476      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1433104      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    270033373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    127470336                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     149799767                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              56971749                       # Number of memory references committed
system.switch_cpus1.commit.loads             37410696                       # Number of loads committed
system.switch_cpus1.commit.membars               9534                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19781315                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        133208529                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1450954                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1433104                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           433042284                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331348816                       # The number of ROB writes
system.switch_cpus1.timesIdled                5194469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13864666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          127470336                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            149799767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    127470336                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.246498                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.246498                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445137                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445137                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       776540001                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182093260                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196306425                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19068                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus2.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22304502                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20125525                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1176319                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8949005                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7995456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1236340                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52306                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    236789038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             140356783                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22304502                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9231796                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27768162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3668528                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5423222                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13595764                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1182911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    272443047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.931999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       244674885     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          994164      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2026915      0.74%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          852243      0.31%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4620193      1.70%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4109966      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          807617      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1660374      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12696690      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    272443047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077889                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490138                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       235506674                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6719677                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27667210                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87309                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2462172                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1958032                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164602299                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2443                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2462172                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       235741591                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4771803                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1204275                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27532492                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       730709                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164517262                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        309454                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       265603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6277                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    193148107                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    774953322                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    774953322                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171523517                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        21624559                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        19111                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9646                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1847746                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     38852822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     19657131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       178873                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       954038                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         164197948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        19172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        158025672                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        80413                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     12451973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     29620899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    272443047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580032                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.377400                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    216304805     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16796316      6.17%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13810888      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5961548      2.19%     92.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7552082      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7326371      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4158996      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       327551      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       204490      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    272443047                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         399692     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3121076     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        90312      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     99123182     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1377862      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9463      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     37901366     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     19613799     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     158025672                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.551839                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3611080                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022851                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    592185878                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176673141                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    156680039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161636752                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285485                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1485889                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4056                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118996                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        13994                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2462172                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4361742                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       202993                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    164217222                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     38852822                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     19657131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9648                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        138604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          123                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4056                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       691183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       687274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1378457                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    156917628                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     37772143                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1108038                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  102                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            57384027                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20558517                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          19611884                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.547970                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             156684778                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            156680039                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84613786                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        166643277                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.547140                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507754                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    127317832                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    149620173                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     14612560                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        19078                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1202501                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    269980875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377853                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    215748524     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19769981      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9283749      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      9180537      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2497826      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     10691115      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       798237      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       582466      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1428440      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    269980875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    127317832                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     149620173                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              56905065                       # Number of memory references committed
system.switch_cpus2.commit.loads             37366930                       # Number of loads committed
system.switch_cpus2.commit.membars               9524                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19757458                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        133048786                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1449136                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1428440                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           432784778                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          330927948                       # The number of ROB writes
system.switch_cpus2.timesIdled                5200127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13918765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          127317832                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            149620173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    127317832                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.249189                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.249189                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.444605                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.444605                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       775830310                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181945368                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196062216                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         19048                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus3.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23696965                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19392326                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2313003                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9760090                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9322992                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2442114                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       105045                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    227957437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132526824                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23696965                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11765106                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27659777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6329016                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5052865                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13949229                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2315365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    264656066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       236996289     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1291472      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2045955      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2768945      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2857317      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2409809      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1349830      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2004206      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12932243      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    264656066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082752                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462795                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       225639764                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7390280                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27609303                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        31137                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3985581                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3898743                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          383                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162631576                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2004                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3985581                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       226262042                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1548617                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4420798                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27025914                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1413111                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162573882                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        192589                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       616338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    226815719                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    756352614                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    756352614                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    196470406                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30345301                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39934                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20622                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4205001                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15225382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8241284                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        96563                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1975191                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         162367752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154095631                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        20990                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18118871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43479402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    264656066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582249                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272985                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    199448670     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26811158     10.13%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13576836      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10252981      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8057817      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3261953      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2037712      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1066959      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       141980      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    264656066                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29210     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97822     37.71%     48.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132352     51.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    129603036     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2303642      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19310      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13954082      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8215561      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154095631                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538115                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             259384                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    573127702                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180527314                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151789299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154355015                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       312942                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2462431                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          618                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       122207                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3985581                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1230359                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       136723                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    162407989                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        67209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15225382                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8241284                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20624                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        115307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          618                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1340778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1307161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2647939                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151975392                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13131222                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2120239                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21346468                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21593184                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8215246                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530711                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151789551                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151789299                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87148033                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        234885661                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530061                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371023                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    114530264                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    140927423                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21480595                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        38945                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2342251                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    260670485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540634                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389500                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    202857297     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     28663934     11.00%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10818096      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5153018      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4359279      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2488440      0.95%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2183162      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       988117      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3159142      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    260670485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    114530264                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     140927423                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20882028                       # Number of memory references committed
system.switch_cpus3.commit.loads             12762951                       # Number of loads committed
system.switch_cpus3.commit.membars              19430                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20322241                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        126973490                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2901945                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3159142                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           419918581                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          328801679                       # The number of ROB writes
system.switch_cpus3.timesIdled                3453753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21705746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          114530264                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            140927423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    114530264                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.500316                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.500316                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399950                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399950                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       683967847                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211438771                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      150737537                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         38910                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus4.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22327852                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20145076                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1169440                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8460150                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7988757                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1235826                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51851                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    236745212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             140516071                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22327852                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9224583                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27787586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3664918                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5466987                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13588021                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1175819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    272466037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       244678451     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          992717      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2031577      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          848701      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4621692      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4107222      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          798769      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1664974      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12721934      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    272466037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077971                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490694                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       235464584                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6761686                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27686760                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        87209                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2465793                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1962208                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          459                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164772831                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2468                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2465793                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       235700320                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4807741                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1211568                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27551500                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       729110                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164688198                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          127                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        309618                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       265786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3708                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    193330418                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    775747482                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    775747482                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171677509                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21652909                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        19146                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9672                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1847283                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38872338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19671743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       179802                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       953011                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164371074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        19207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        158128170                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        80303                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12530362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29972752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    272466037                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580359                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.377991                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    216326324     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16771520      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13807674      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5964977      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7564358      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7336256      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4161937      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       327891      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       205100      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    272466037                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         400254     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3123168     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        90237      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     99182246     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1381202      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9471      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37925889     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19629362     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     158128170                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552197                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3613659                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022853                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592416339                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    176924676                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    156786506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     161741829                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       285169                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1473246                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4042                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       116753                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        14006                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2465793                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4399234                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       204779                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164390376                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1503                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38872338                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19671743                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9675                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        140295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           78                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4042                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       682169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       690068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1372237                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    157024602                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37798384                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1103568                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   95                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            57426226                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20574134                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19627842                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548343                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             156791432                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            156786506                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         84664375                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        166761635                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547512                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507697                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    127430641                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    149753067                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14653112                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        19094                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1195284                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    270000244                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554640                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378457                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    215729040     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19779793      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9286243      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9193746      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2498032      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10700734      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       797703      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       582090      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1432863      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    270000244                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    127430641                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     149753067                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56954082                       # Number of memory references committed
system.switch_cpus4.commit.loads             37399092                       # Number of loads committed
system.switch_cpus4.commit.membars               9532                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19775101                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        133167020                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1450492                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1432863                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           432973170                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          331278423                       # The number of ROB writes
system.switch_cpus4.timesIdled                5193998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               13895775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          127430641                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            149753067                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    127430641                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.247197                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.247197                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444999                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444999                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       776334740                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182053318                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      196261997                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         19064                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus5.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21797093                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19456073                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1740312                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     14464346                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        14200789                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1310545                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        52157                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    230257436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             123854852                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21797093                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     15511334                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27603772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5718077                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3308631                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13935647                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1708365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    265137859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.766274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       237534087     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         4199041      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2134192      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         4155917      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1336109      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3838190      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          608253      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          987598      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10344472      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    265137859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076117                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432512                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       227971813                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5647198                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27548934                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        22279                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3947631                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      2063012                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        20359                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     138570904                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        38332                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3947631                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       228232882                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3292306                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1547752                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27301089                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       816195                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     138373878                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        106608                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       628945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    181376042                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    627217228                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    627217228                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    146992643                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34383399                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        18580                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9393                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1874367                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     24933847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      4065153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        26397                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       925724                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         137665230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        18647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        128870396                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        82144                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     24927092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     51106113                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    265137859                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486051                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098956                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    208665323     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     17767245      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     18885263      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10975457      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5674070      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1418963      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1678856      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        39433      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        33249      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    265137859                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         215346     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         87286     23.24%     80.58% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        72947     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    101069452     78.43%     78.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1012498      0.79%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9189      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     22748183     17.65%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      4031074      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     128870396                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450026                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             375579                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    523336374                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    162611300                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    125589498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129245975                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       101056                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      5102799                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       100008                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3947631                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2323174                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       101356                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    137683969                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        18316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     24933847                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      4065153                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9388                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         46058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         2211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1173171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       671707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1844878                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127240606                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     22427377                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1629790                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            26458231                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19329535                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           4030854                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444335                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             125617813                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            125589498                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75985992                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        165631825                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.438569                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458764                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99969751                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    112583088                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     25105975                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        18535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1729465                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    261190228                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431039                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.301224                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    219241133     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16496841      6.32%     90.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10567858      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      3352620      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5530651      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1079808      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       685728      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       628053      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3607536      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    261190228                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99969751                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     112583088                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              23796193                       # Number of memory references committed
system.switch_cpus5.commit.loads             19831048                       # Number of loads committed
system.switch_cpus5.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17262721                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         98407846                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1411835                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3607536                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           395271378                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          279328928                       # The number of ROB writes
system.switch_cpus5.timesIdled                5127132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21223953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99969751                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            112583088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99969751                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.864485                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.864485                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349103                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349103                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       591387715                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163662394                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      147114443                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         18518                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23270765                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19026749                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2271433                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9810502                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9202977                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2398394                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       101777                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226097718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             131973045                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23270765                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11601371                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27667637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6564972                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3901514                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13897328                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2290071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    261910427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234242790     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1496402      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2366744      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3765704      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1574256      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1767628      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1859361      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1226185      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13611357      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    261910427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081264                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.460861                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224076044                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5939795                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27581400                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        70138                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4243048                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3819758                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          488                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161193261                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3202                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4243048                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       224396631                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1903765                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3090478                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27335628                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       940875                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161109833                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        22548                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        277492                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       354076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        34104                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    223663387                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    749453987                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    749453987                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191325681                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32337706                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        41198                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22703                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2865726                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15364981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8258878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       249331                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1869966                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         160912651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        41323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152437118                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187325                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20189307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44715364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4016                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    261910427                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582020                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273650                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197626718     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25804605      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14111158      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9614003      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8992165      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2598171      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2007969      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       684245      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       471393      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    261910427                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35484     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        109978     38.69%     51.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       138787     48.83%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127700702     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2406769      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18495      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14091422      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8219730      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152437118                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532323                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             284249                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    567256237                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181144962                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150001563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152721367                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       460662                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2738734                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1712                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       232827                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9505                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4243048                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1301813                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       137090                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    160954130                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         9923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15364981                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8258878                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22688                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1712                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1331198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1290475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2621673                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150280442                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13256215                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2156676                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  156                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21474015                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21150953                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8217800                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524792                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150002678                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150001563                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87701667                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        229095200                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523818                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382818                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112380298                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    137747495                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23206869                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2319800                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    257667379                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534594                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388230                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201743866     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27082517     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10546424      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5680178      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4256963      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2374322      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1461776      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1309186      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3212147      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    257667379                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112380298                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     137747495                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20652298                       # Number of memory references committed
system.switch_cpus6.commit.loads             12626247                       # Number of loads committed
system.switch_cpus6.commit.membars              18612                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19772637                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124120714                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2797976                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3212147                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           415408842                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          326152008                       # The number of ROB writes
system.switch_cpus6.timesIdled                3641059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24451385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112380298                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            137747495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112380298                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548150                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548150                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392442                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392442                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       677716843                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      207932265                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150343712                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37274                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               286361812                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23394823                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19182900                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2289981                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9611641                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9137627                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2399303                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       102221                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    223173719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132987067                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23394823                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11536930                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29252015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6510233                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6923587                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13749099                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2272628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    263534195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       234282180     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3171551      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3672814      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2015873      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2314993      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1274619      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          867940      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2266764      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13667461      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    263534195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081697                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464402                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       221359383                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8772269                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         29005587                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       233384                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4163568                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3800088                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21306                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162353920                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104978                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4163568                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221714847                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3153864                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4620429                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28898025                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       983458                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162254331                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          241                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        253730                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       457576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225498569                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    755482437                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    755482437                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192504957                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        32993612                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42220                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23460                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2619649                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15479135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8438166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       222120                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1874360                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         162012538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        153087993                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       212070                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20283128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     46921201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    263534195                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580904                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270320                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    199040281     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25934466      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13931442      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9655593      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8438806      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4313062      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1045299      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       670432      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       504814      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    263534195                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40117     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        142935     43.12%     55.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       148403     44.77%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    128144653     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2394757      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18747      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14151271      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8378565      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     153087993                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534596                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             331455                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    570253706                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182339435                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150545127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153419448                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       387411                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2724925                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses         1010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1465                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       187070                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9374                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4163568                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2593699                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       166048                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    162054978                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        61784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15479135                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8438166                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23420                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        115697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1465                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1326355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1286419                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2612774                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150830226                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13288101                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2257767                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21664582                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21106100                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8376481                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526712                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150547455                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150545127                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89468771                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234383210                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525716                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381720                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    113043475                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138690285                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23365884                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37809                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2303101                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    259370627                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534719                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.353961                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    202723479     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26267994     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11007015      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6614634      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4579729      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2956890      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1535020      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1236055      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2449811      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    259370627                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    113043475                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138690285                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21005306                       # Number of memory references committed
system.switch_cpus7.commit.loads             12754210                       # Number of loads committed
system.switch_cpus7.commit.membars              18864                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19850162                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        125033567                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2821649                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2449811                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           418976231                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          328275978                       # The number of ROB writes
system.switch_cpus7.timesIdled                3417044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22827617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          113043475                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138690285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    113043475                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.533201                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.533201                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394758                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394758                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       680359913                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      208939515                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151505075                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37774                       # number of misc regfile writes
system.l2.replacements                         177879                       # number of replacements
system.l2.tagsinuse                      32765.877688                       # Cycle average of tags in use
system.l2.total_refs                          2186511                       # Total number of references to valid blocks.
system.l2.sampled_refs                         210647                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.379977                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           165.001634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.262970                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2493.654155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.748873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4230.220170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.903225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4203.468061                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.546678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1826.978535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      5.508585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   4245.870914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      4.646778                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2543.860425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      5.799558                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3354.895068                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      5.174678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2557.378226                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            848.869466                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            968.681555                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            997.602219                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            690.518459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            957.608699                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            791.531128                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            965.371789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            880.775839                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005035                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000161                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.076100                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.129096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000150                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.128280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.055755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.129574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.077632                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.102383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000158                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.078045                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025905                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.029562                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.030444                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.021073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.029224                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.024156                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.029461                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.026879                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999935                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        44818                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        62623                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        62652                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        34200                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        62514                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        44818                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        45901                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  413725                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           133388                       # number of Writeback hits
system.l2.Writeback_hits::total                133388                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   933                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        44900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        62713                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        62742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        34371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        62604                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        44902                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        46075                       # number of demand (read+write) hits
system.l2.demand_hits::total                   414658                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        44900                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        62713                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        62742                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        34371                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        62604                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        44902                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56342                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        46075                       # number of overall hits
system.l2.overall_hits::total                  414658                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17519                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        29043                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        28934                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12304                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        29148                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        17587                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        25735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        17286                       # number of ReadReq misses
system.l2.ReadReq_misses::total                177861                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17519                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        29043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        28934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        29148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        17587                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        25735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        17287                       # number of demand (read+write) misses
system.l2.demand_misses::total                 177862                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17519                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        29043                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        28934                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12304                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        29148                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        17587                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        25735                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        17287                       # number of overall misses
system.l2.overall_misses::total                177862                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5529350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2930223876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6201531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4850334240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6252811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   4829864792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6808406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2064567100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6504204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4874846958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5666767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2939972638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6484283                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4329592027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6346658                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2933756882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     29802952523                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       153800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        153800                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5529350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2930223876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6201531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4850334240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6252811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   4829864792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6808406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2064567100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6504204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4874846958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5666767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2939972638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6484283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4329592027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6346658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2933910682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29803106323                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5529350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2930223876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6201531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4850334240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6252811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   4829864792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6808406                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2064567100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6504204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4874846958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5666767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2939972638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6484283                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4329592027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6346658                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2933910682                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29803106323                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        91666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        91586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        46504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        91662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        62405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        63187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              591586                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       133388                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            133388                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               934                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62419                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        91756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        91676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        46675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        91752                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        62489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        82077                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        63362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               592520                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62419                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        91756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        91676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        46675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        91752                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        62489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        82077                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        63362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              592520                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.281037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.316835                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.315922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.264579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.317994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.281820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.314129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.273569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.300651                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001071                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.280668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316524                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.315612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.263610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.317682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.281442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.313547                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.272829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300179                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.280668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316524                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.315612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.263610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.317682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.281442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.313547                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.272829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300179                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162627.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167259.768023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159013.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167005.276314                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 160328.487179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 166926.964540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 162104.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 167796.415800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 162605.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 167244.646562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 161907.628571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 167167.375789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 170639.026316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168237.498621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 167017.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 169718.667245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167563.167434                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       153800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       153800                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162627.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167259.768023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159013.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167005.276314                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 160328.487179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 166926.964540                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 162104.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 167796.415800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 162605.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 167244.646562                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 161907.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 167167.375789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 170639.026316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168237.498621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 167017.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 169717.746399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167563.090053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162627.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167259.768023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159013.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167005.276314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 160328.487179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 166926.964540                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 162104.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 167796.415800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 162605.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 167244.646562                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 161907.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 167167.375789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 170639.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168237.498621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 167017.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 169717.746399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167563.090053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                42556                       # number of writebacks
system.l2.writebacks::total                     42556                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        29043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        28934                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        29148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        17587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        25735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        17286                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           177861                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        29043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        28934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        29148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        17587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        25735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        17287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            177862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        29043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        28934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        29148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        17587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        25735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        17287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           177862                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3552190                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1909501838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3931370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3159438517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3987395                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   3145177298                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4362518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1347952923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4177435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   3177743939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3633055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1915265736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4270307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2830738161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4135409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1926858641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  19444726732                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        95029                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        95029                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3552190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1909501838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3931370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3159438517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3987395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   3145177298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4362518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1347952923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4177435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   3177743939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3633055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1915265736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4270307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2830738161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4135409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1926953670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19444821761                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3552190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1909501838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3931370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3159438517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3987395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   3145177298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4362518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1347952923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4177435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   3177743939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3633055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1915265736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4270307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2830738161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4135409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1926953670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19444821761                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.281037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.316835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.315922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.264579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.317994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.281820                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.314129                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.273569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.300651                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001071                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.280668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.315612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.263610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.317682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.281442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.313547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.272829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.280668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.315612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.263610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.317682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.281442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.313547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.272829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300179                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104476.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108996.052172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100804.358974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108784.854078                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 102240.897436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108701.779844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103869.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 109554.041206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 104435.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 109020.994202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 103801.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108902.356058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 112376.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109995.654206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 108826.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 111469.318582                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109325.409910                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        95029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        95029                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104476.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108996.052172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100804.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108784.854078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 102240.897436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 108701.779844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103869.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 109554.041206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 104435.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 109020.994202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 103801.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 108902.356058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 112376.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 109995.654206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 108826.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 111468.367559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109325.329531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104476.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108996.052172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100804.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108784.854078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 102240.897436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 108701.779844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103869.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 109554.041206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 104435.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 109020.994202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 103801.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 108902.356058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 112376.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 109995.654206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 108826.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 111468.367559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109325.329531                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               558.891863                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968602                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1804214.594306                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.750968                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140895                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054088                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895660                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936333                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936333                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936333                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936333                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936333                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936333                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7031129                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7031129                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7031129                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7031129                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7031129                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7031129                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936377                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936377                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936377                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936377                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159798.386364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159798.386364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159798.386364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159798.386364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159798.386364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159798.386364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5919014                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5919014                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5919014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5919014                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5919014                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5919014                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169114.685714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169114.685714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169114.685714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169114.685714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169114.685714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169114.685714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62419                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243193754                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62675                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3880.235405                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.340613                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.659387                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.782581                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.217419                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484348                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484348                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946828                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9308                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9308                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431176                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431176                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212447                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212447                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          395                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       212842                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        212842                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       212842                       # number of overall misses
system.cpu0.dcache.overall_misses::total       212842                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23220996217                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23220996217                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     34455628                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     34455628                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23255451845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23255451845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23255451845                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23255451845                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20696795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20696795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24644018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24644018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24644018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24644018                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010265                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010265                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008637                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008637                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008637                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008637                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109302.537654                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109302.537654                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87229.437975                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87229.437975                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109261.573585                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109261.573585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109261.573585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109261.573585                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8023                       # number of writebacks
system.cpu0.dcache.writebacks::total             8023                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150110                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150423                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150423                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62337                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62419                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6076484869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6076484869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5456580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5456580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6081941449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6081941449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6081941449                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6081941449                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97477.980477                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97477.980477                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66543.658537                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66543.658537                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97437.341979                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97437.341979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97437.341979                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97437.341979                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               580.145473                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1121116817                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1923013.408233                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.120292                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.025181                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062693                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.929720                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13589499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13589499                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13589499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13589499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13589499                       # number of overall hits
system.cpu1.icache.overall_hits::total       13589499                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8408263                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8408263                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8408263                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8408263                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8408263                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8408263                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13589551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13589551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13589551                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13589551                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13589551                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13589551                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161697.365385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161697.365385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161697.365385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161697.365385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161697.365385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161697.365385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6702011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6702011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6702011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6702011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6702011                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6702011                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167550.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167550.275000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167550.275000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167550.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167550.275000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167550.275000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 91756                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               490451669                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 92012                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5330.301146                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.916780                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.083220                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437175                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562825                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     35685782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35685782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     19541403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19541403                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9544                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9544                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     55227185                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        55227185                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     55227185                       # number of overall hits
system.cpu1.dcache.overall_hits::total       55227185                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       322026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       322026                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       322325                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        322325                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       322325                       # number of overall misses
system.cpu1.dcache.overall_misses::total       322325                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36601024789                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36601024789                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     26318684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     26318684                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36627343473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36627343473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36627343473                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36627343473                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     36007808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36007808                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19541702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19541702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     55549510                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     55549510                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     55549510                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     55549510                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008943                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113658.601445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113658.601445                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88022.354515                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88022.354515                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113634.820361                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113634.820361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113634.820361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113634.820361                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23529                       # number of writebacks
system.cpu1.dcache.writebacks::total            23529                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       230360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       230360                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       230569                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       230569                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       230569                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       230569                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        91666                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        91666                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        91756                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        91756                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        91756                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        91756                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9468853451                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9468853451                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      6375710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6375710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9475229161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9475229161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9475229161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9475229161                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001652                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001652                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103297.334355                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103297.334355                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70841.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70841.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103265.499379                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103265.499379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103265.499379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103265.499379                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               579.061402                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1121123030                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1923024.065180                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.955912                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   540.105490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865554                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.927983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13595712                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13595712                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13595712                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13595712                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13595712                       # number of overall hits
system.cpu2.icache.overall_hits::total       13595712                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9239376                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9239376                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9239376                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9239376                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9239376                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9239376                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13595764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13595764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13595764                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13595764                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13595764                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13595764                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177680.307692                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177680.307692                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177680.307692                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177680.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177680.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177680.307692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7284159                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7284159                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7284159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7284159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7284159                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7284159                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 182103.975000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 182103.975000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 182103.975000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 182103.975000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 182103.975000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 182103.975000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 91676                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               490393092                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 91932                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5334.302441                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.916038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.083962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437172                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562828                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     35650118                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       35650118                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     19518507                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19518507                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9537                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9537                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9524                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9524                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     55168625                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        55168625                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     55168625                       # number of overall hits
system.cpu2.dcache.overall_hits::total       55168625                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       320651                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       320651                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          299                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       320950                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        320950                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       320950                       # number of overall misses
system.cpu2.dcache.overall_misses::total       320950                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  36449927139                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  36449927139                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     25916103                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25916103                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  36475843242                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  36475843242                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  36475843242                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  36475843242                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     35970769                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35970769                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     19518806                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     19518806                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     55489575                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     55489575                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     55489575                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55489575                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008914                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005784                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005784                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113674.765209                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113674.765209                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86675.929766                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86675.929766                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113649.612843                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113649.612843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113649.612843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113649.612843                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23541                       # number of writebacks
system.cpu2.dcache.writebacks::total            23541                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       229065                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       229065                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          209                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       229274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       229274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       229274                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       229274                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        91586                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        91586                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        91676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        91676                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        91676                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        91676                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9445800796                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9445800796                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6263487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6263487                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9452064283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9452064283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9452064283                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9452064283                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001652                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001652                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103135.859149                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103135.859149                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69594.300000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69594.300000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103102.930789                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103102.930789                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103102.930789                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103102.930789                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.803127                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087084714                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2094575.556840                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.803127                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068595                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829813                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13949177                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13949177                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13949177                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13949177                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13949177                       # number of overall hits
system.cpu3.icache.overall_hits::total       13949177                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8879275                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8879275                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8879275                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8879275                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8879275                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8879275                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13949229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13949229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13949229                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13949229                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13949229                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13949229                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 170755.288462                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 170755.288462                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 170755.288462                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 170755.288462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 170755.288462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 170755.288462                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7567876                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7567876                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7567876                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7567876                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7567876                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7567876                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 171997.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 171997.181818                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 171997.181818                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 171997.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 171997.181818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 171997.181818                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 46675                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               179915066                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 46931                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3833.608191                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.497273                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.502727                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912099                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087901                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9603523                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9603523                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8080732                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8080732                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20487                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20487                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19455                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19455                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17684255                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17684255                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17684255                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17684255                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149199                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149199                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          999                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          999                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150198                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150198                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150198                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150198                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17471896666                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17471896666                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     85097857                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     85097857                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17556994523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17556994523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17556994523                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17556994523                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9752722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9752722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8081731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8081731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19455                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19455                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17834453                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17834453                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17834453                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17834453                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015298                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015298                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008422                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117104.649937                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117104.649937                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85183.040040                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85183.040040                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 116892.332275                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116892.332275                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 116892.332275                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116892.332275                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10008                       # number of writebacks
system.cpu3.dcache.writebacks::total            10008                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102695                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          828                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          828                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       103523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       103523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       103523                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       103523                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        46504                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        46504                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          171                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        46675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        46675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        46675                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        46675                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4448454992                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4448454992                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11215502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11215502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4459670494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4459670494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4459670494                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4459670494                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002617                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002617                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95657.470153                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95657.470153                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65587.730994                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65587.730994                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95547.305710                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95547.305710                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95547.305710                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95547.305710                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               579.778230                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1121115285                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1919717.953767                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.402232                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.375998                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.063145                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.865987                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.929132                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13587967                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13587967                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13587967                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13587967                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13587967                       # number of overall hits
system.cpu4.icache.overall_hits::total       13587967                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      9394976                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9394976                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      9394976                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9394976                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      9394976                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9394976                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13588021                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13588021                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13588021                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13588021                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13588021                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13588021                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 173981.037037                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 173981.037037                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 173981.037037                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 173981.037037                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 173981.037037                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 173981.037037                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7531514                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7531514                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7531514                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7531514                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7531514                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7531514                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 183695.463415                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 183695.463415                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 183695.463415                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 183695.463415                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 183695.463415                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 183695.463415                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 91752                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               490433502                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 92008                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5330.335427                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.916338                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.083662                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437173                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562827                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35673675                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35673675                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19535344                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19535344                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9545                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9545                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9532                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9532                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     55209019                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        55209019                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     55209019                       # number of overall hits
system.cpu4.dcache.overall_hits::total       55209019                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       322209                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       322209                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          300                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       322509                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        322509                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       322509                       # number of overall misses
system.cpu4.dcache.overall_misses::total       322509                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  36698030336                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  36698030336                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26453209                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26453209                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  36724483545                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  36724483545                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  36724483545                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  36724483545                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35995884                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35995884                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19535644                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19535644                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9532                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9532                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     55531528                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     55531528                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     55531528                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     55531528                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008951                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005808                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005808                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005808                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005808                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113895.112601                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113895.112601                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 88177.363333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 88177.363333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113871.189781                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113871.189781                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113871.189781                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113871.189781                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23308                       # number of writebacks
system.cpu4.dcache.writebacks::total            23308                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       230547                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       230547                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       230757                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       230757                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       230757                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       230757                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        91662                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        91662                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        91752                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        91752                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        91752                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        91752                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9487032290                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9487032290                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6382418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6382418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9493414708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9493414708                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9493414708                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9493414708                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001652                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001652                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 103500.166808                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 103500.166808                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70915.755556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70915.755556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 103468.204595                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 103468.204595                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 103468.204595                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 103468.204595                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.842157                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1013967872                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1801008.653641                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.736476                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.105681                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055667                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841516                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.897183                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13935603                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13935603                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13935603                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13935603                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13935603                       # number of overall hits
system.cpu5.icache.overall_hits::total       13935603                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.cpu5.icache.overall_misses::total           44                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7046250                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7046250                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7046250                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7046250                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7046250                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7046250                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13935647                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13935647                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13935647                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13935647                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13935647                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13935647                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160142.045455                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160142.045455                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160142.045455                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160142.045455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160142.045455                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160142.045455                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6057802                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6057802                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6057802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6057802                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6057802                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6057802                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168272.277778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168272.277778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168272.277778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168272.277778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168272.277778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168272.277778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 62489                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               243191335                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 62745                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3875.867958                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   200.106454                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    55.893546                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.781666                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.218334                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     20482736                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       20482736                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3946013                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3946013                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9315                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9315                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9259                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9259                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     24428749                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        24428749                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     24428749                       # number of overall hits
system.cpu5.dcache.overall_hits::total       24428749                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       212204                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       212204                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          411                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       212615                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        212615                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       212615                       # number of overall misses
system.cpu5.dcache.overall_misses::total       212615                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  23178038640                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  23178038640                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     35908191                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     35908191                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  23213946831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  23213946831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  23213946831                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  23213946831                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     20694940                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     20694940                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3946424                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3946424                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9259                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     24641364                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     24641364                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     24641364                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     24641364                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010254                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010254                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008628                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008628                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008628                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008628                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109225.267384                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109225.267384                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87367.861314                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87367.861314                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109183.015455                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109183.015455                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109183.015455                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109183.015455                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8007                       # number of writebacks
system.cpu5.dcache.writebacks::total             8007                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       149799                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       149799                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          327                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       150126                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       150126                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       150126                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       150126                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        62405                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        62405                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           84                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        62489                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        62489                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        62489                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        62489                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6087774677                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6087774677                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5534283                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5534283                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6093308960                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6093308960                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6093308960                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6093308960                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002536                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002536                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97552.674898                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97552.674898                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65884.321429                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65884.321429                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97510.105139                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97510.105139                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97510.105139                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97510.105139                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.076584                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1093083753                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066320.894140                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.076584                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061020                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846277                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13897276                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13897276                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13897276                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13897276                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13897276                       # number of overall hits
system.cpu6.icache.overall_hits::total       13897276                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8903114                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8903114                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8903114                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8903114                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8903114                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8903114                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13897328                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13897328                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13897328                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13897328                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13897328                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13897328                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171213.730769                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171213.730769                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171213.730769                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171213.730769                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171213.730769                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171213.730769                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6919949                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6919949                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6919949                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6919949                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6919949                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6919949                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 177434.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 177434.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 177434.589744                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 177434.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 177434.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 177434.589744                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82077                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194786537                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82333                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2365.837963                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.381913                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.618087                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915554                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084446                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9638311                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9638311                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7987476                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7987476                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22447                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22447                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18637                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18637                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17625787                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17625787                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17625787                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17625787                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       208510                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       208510                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          920                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       209430                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        209430                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       209430                       # number of overall misses
system.cpu6.dcache.overall_misses::total       209430                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  24089731204                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  24089731204                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     78434957                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     78434957                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  24168166161                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  24168166161                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  24168166161                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  24168166161                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9846821                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9846821                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7988396                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7988396                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17835217                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17835217                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17835217                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17835217                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021175                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021175                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011742                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011742                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011742                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011742                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115532.738017                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115532.738017                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85255.388043                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85255.388043                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115399.733376                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115399.733376                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115399.733376                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115399.733376                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12909                       # number of writebacks
system.cpu6.dcache.writebacks::total            12909                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126585                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126585                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          768                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          768                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127353                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127353                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127353                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127353                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81925                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81925                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82077                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82077                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8311924253                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8311924253                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10019214                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10019214                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8321943467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8321943467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8321943467                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8321943467                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004602                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004602                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101457.726616                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101457.726616                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65915.881579                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65915.881579                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 101391.905979                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 101391.905979                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 101391.905979                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 101391.905979                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.185525                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088416878                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2089091.896353                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.185525                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059592                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.832028                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13749051                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13749051                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13749051                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13749051                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13749051                       # number of overall hits
system.cpu7.icache.overall_hits::total       13749051                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8031083                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8031083                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8031083                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8031083                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8031083                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8031083                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13749099                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13749099                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13749099                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13749099                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13749099                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13749099                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 167314.229167                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 167314.229167                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 167314.229167                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 167314.229167                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 167314.229167                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 167314.229167                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6768347                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6768347                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6768347                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6768347                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6768347                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6768347                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173547.358974                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173547.358974                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173547.358974                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173547.358974                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173547.358974                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173547.358974                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63362                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186298030                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63618                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2928.385520                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.254442                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.745558                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915056                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084944                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9699060                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9699060                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8206852                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8206852                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19973                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19973                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18887                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18887                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17905912                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17905912                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17905912                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17905912                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       216091                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       216091                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3920                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3920                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       220011                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        220011                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       220011                       # number of overall misses
system.cpu7.dcache.overall_misses::total       220011                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  26725480924                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  26725480924                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    495403022                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    495403022                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  27220883946                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  27220883946                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  27220883946                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  27220883946                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9915151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9915151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8210772                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8210772                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18887                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18125923                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18125923                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18125923                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18125923                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021794                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021794                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012138                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012138                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012138                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012138                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 123676.973701                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 123676.973701                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 126378.321939                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 126378.321939                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 123725.104408                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 123725.104408                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 123725.104408                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 123725.104408                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       110296                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       110296                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        24063                       # number of writebacks
system.cpu7.dcache.writebacks::total            24063                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       152904                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       152904                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3745                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3745                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       156649                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       156649                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       156649                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       156649                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63187                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63187                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63362                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63362                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63362                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63362                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6156983396                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6156983396                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11548204                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11548204                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6168531600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6168531600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6168531600                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6168531600                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006373                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003496                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003496                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97440.666530                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97440.666530                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65989.737143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65989.737143                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97353.801963                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97353.801963                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97353.801963                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97353.801963                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
