
adaptif_kalip_guc_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  08006354  08006354  00007354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065d0  080065d0  00008088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080065d0  080065d0  000075d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065d8  080065d8  00008088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065d8  080065d8  000075d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080065dc  080065dc  000075dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  080065e0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008088  2**0
                  CONTENTS
 10 .bss          000004cc  20000088  20000088  00008088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000554  20000554  00008088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ecfc  00000000  00000000  000080b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a5  00000000  00000000  00016db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef8  00000000  00000000  00019360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bce  00000000  00000000  0001a258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022369  00000000  00000000  0001ae26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000109b1  00000000  00000000  0003d18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdcd9  00000000  00000000  0004db40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011b819  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004aa4  00000000  00000000  0011b85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  00120300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800633c 	.word	0x0800633c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800633c 	.word	0x0800633c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f001 fb17 	bl	8001c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f859 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 fc0f 	bl	8000dfc <MX_GPIO_Init>
  MX_TIM1_Init();
 80005de:	f000 f8bf 	bl	8000760 <MX_TIM1_Init>
  MX_TIM2_Init();
 80005e2:	f000 f915 	bl	8000810 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005e6:	f000 f967 	bl	80008b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80005ea:	f000 f9b9 	bl	8000960 <MX_TIM4_Init>
  MX_TIM5_Init();
 80005ee:	f000 fa0b 	bl	8000a08 <MX_TIM5_Init>
  MX_TIM8_Init();
 80005f2:	f000 fa5d 	bl	8000ab0 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80005f6:	f000 fbd7 	bl	8000da8 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 80005fa:	f000 fab1 	bl	8000b60 <MX_TIM9_Init>
  MX_TIM10_Init();
 80005fe:	f000 faf9 	bl	8000bf4 <MX_TIM10_Init>
  MX_TIM11_Init();
 8000602:	f000 fb3f 	bl	8000c84 <MX_TIM11_Init>
  MX_TIM12_Init();
 8000606:	f000 fb85 	bl	8000d14 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  /* 1. FLASH'TAN SLAVE ID OKU */
  slave_id = Flash_Read_SlaveID();
 800060a:	f000 fe35 	bl	8001278 <Flash_Read_SlaveID>
 800060e:	4603      	mov	r3, r0
 8000610:	461a      	mov	r2, r3
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <main+0xb0>)
 8000614:	701a      	strb	r2, [r3, #0]
  if (slave_id == 0 || slave_id > 16) {
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <main+0xb0>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d003      	beq.n	8000626 <main+0x5a>
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <main+0xb0>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b10      	cmp	r3, #16
 8000624:	d902      	bls.n	800062c <main+0x60>
      /* Geçersiz ID, default değeri kullan (0 = ID atanmamış) */
      slave_id = SLAVE_ID_DEFAULT;
 8000626:	4b15      	ldr	r3, [pc, #84]	@ (800067c <main+0xb0>)
 8000628:	2200      	movs	r2, #0
 800062a:	701a      	strb	r2, [r3, #0]
  }
  /* ID okundu, artık slave_id değişkeni kullanılacak */

  /* 2. BOOT TESTİ (5 Kere Hızlı Yanıp Sönme) */
  for(int i=0; i<5; i++) {
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	e012      	b.n	8000658 <main+0x8c>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8000632:	2201      	movs	r2, #1
 8000634:	2110      	movs	r1, #16
 8000636:	4812      	ldr	r0, [pc, #72]	@ (8000680 <main+0xb4>)
 8000638:	f002 f98e 	bl	8002958 <HAL_GPIO_WritePin>
      HAL_Delay(50);
 800063c:	2032      	movs	r0, #50	@ 0x32
 800063e:	f001 fb53 	bl	8001ce8 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2110      	movs	r1, #16
 8000646:	480e      	ldr	r0, [pc, #56]	@ (8000680 <main+0xb4>)
 8000648:	f002 f986 	bl	8002958 <HAL_GPIO_WritePin>
      HAL_Delay(50);
 800064c:	2032      	movs	r0, #50	@ 0x32
 800064e:	f001 fb4b 	bl	8001ce8 <HAL_Delay>
  for(int i=0; i<5; i++) {
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	3301      	adds	r3, #1
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	2b04      	cmp	r3, #4
 800065c:	dde9      	ble.n	8000632 <main+0x66>
  }

  /* 3. DİNLEME MODU */
  RS485_RX_Mode();
 800065e:	f000 fcc5 	bl	8000fec <RS485_RX_Mode>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Veri Geldi mi? */
    if (ReadLine_NonBlocking(rx_buffer, &rx_index, LINE_BUFFER_LEN) == HAL_OK) {
 8000662:	2240      	movs	r2, #64	@ 0x40
 8000664:	4907      	ldr	r1, [pc, #28]	@ (8000684 <main+0xb8>)
 8000666:	4808      	ldr	r0, [pc, #32]	@ (8000688 <main+0xbc>)
 8000668:	f000 fcf2 	bl	8001050 <ReadLine_NonBlocking>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d1f7      	bne.n	8000662 <main+0x96>
        Process_Packet(rx_buffer);
 8000672:	4805      	ldr	r0, [pc, #20]	@ (8000688 <main+0xbc>)
 8000674:	f000 fd28 	bl	80010c8 <Process_Packet>
    if (ReadLine_NonBlocking(rx_buffer, &rx_index, LINE_BUFFER_LEN) == HAL_OK) {
 8000678:	e7f3      	b.n	8000662 <main+0x96>
 800067a:	bf00      	nop
 800067c:	200003fd 	.word	0x200003fd
 8000680:	40021000 	.word	0x40021000
 8000684:	200003fc 	.word	0x200003fc
 8000688:	200003bc 	.word	0x200003bc

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	@ 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2230      	movs	r2, #48	@ 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f004 fd4a 	bl	8005134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	4a27      	ldr	r2, [pc, #156]	@ (8000758 <SystemClock_Config+0xcc>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <SystemClock_Config+0xcc>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a21      	ldr	r2, [pc, #132]	@ (800075c <SystemClock_Config+0xd0>)
 80006d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemClock_Config+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	2301      	movs	r3, #1
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f2:	2302      	movs	r3, #2
 80006f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006fc:	2308      	movs	r3, #8
 80006fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000700:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000704:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800070a:	2307      	movs	r3, #7
 800070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 0320 	add.w	r3, r7, #32
 8000712:	4618      	mov	r0, r3
 8000714:	f002 f93a 	bl	800298c <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800071e:	f000 fe31 	bl	8001384 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800072e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000734:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000738:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	2105      	movs	r1, #5
 8000740:	4618      	mov	r0, r3
 8000742:	f002 fb9b 	bl	8002e7c <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800074c:	f000 fe1a 	bl	8001384 <Error_Handler>
  }
}
 8000750:	bf00      	nop
 8000752:	3750      	adds	r7, #80	@ 0x50
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08c      	sub	sp, #48	@ 0x30
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	2224      	movs	r2, #36	@ 0x24
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f004 fce0 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800077c:	4b22      	ldr	r3, [pc, #136]	@ (8000808 <MX_TIM1_Init+0xa8>)
 800077e:	4a23      	ldr	r2, [pc, #140]	@ (800080c <MX_TIM1_Init+0xac>)
 8000780:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000782:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <MX_TIM1_Init+0xa8>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000788:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <MX_TIM1_Init+0xa8>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800078e:	4b1e      	ldr	r3, [pc, #120]	@ (8000808 <MX_TIM1_Init+0xa8>)
 8000790:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000794:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000796:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <MX_TIM1_Init+0xa8>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800079c:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_TIM1_Init+0xa8>)
 800079e:	2200      	movs	r2, #0
 80007a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <MX_TIM1_Init+0xa8>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80007a8:	2301      	movs	r3, #1
 80007aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80007ac:	2300      	movs	r3, #0
 80007ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80007bc:	2300      	movs	r3, #0
 80007be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80007c0:	2301      	movs	r3, #1
 80007c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	4619      	mov	r1, r3
 80007d2:	480d      	ldr	r0, [pc, #52]	@ (8000808 <MX_TIM1_Init+0xa8>)
 80007d4:	f002 fef2 	bl	80035bc <HAL_TIM_Encoder_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80007de:	f000 fdd1 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	4619      	mov	r1, r3
 80007ee:	4806      	ldr	r0, [pc, #24]	@ (8000808 <MX_TIM1_Init+0xa8>)
 80007f0:	f003 f9f6 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80007fa:	f000 fdc3 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	3730      	adds	r7, #48	@ 0x30
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000a4 	.word	0x200000a4
 800080c:	40010000 	.word	0x40010000

08000810 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	@ 0x30
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000816:	f107 030c 	add.w	r3, r7, #12
 800081a:	2224      	movs	r2, #36	@ 0x24
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f004 fc88 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800082c:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 800082e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000832:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000834:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 8000836:	2200      	movs	r2, #0
 8000838:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800083a:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000840:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 8000842:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000846:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000848:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000854:	2301      	movs	r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800085c:	2301      	movs	r3, #1
 800085e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800086c:	2301      	movs	r3, #1
 800086e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000874:	2300      	movs	r3, #0
 8000876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000878:	f107 030c 	add.w	r3, r7, #12
 800087c:	4619      	mov	r1, r3
 800087e:	480d      	ldr	r0, [pc, #52]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 8000880:	f002 fe9c 	bl	80035bc <HAL_TIM_Encoder_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800088a:	f000 fd7b 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	4619      	mov	r1, r3
 800089a:	4806      	ldr	r0, [pc, #24]	@ (80008b4 <MX_TIM2_Init+0xa4>)
 800089c:	f003 f9a0 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80008a6:	f000 fd6d 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	3730      	adds	r7, #48	@ 0x30
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200000ec 	.word	0x200000ec

080008b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08c      	sub	sp, #48	@ 0x30
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	2224      	movs	r2, #36	@ 0x24
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f004 fc34 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008d4:	4b20      	ldr	r3, [pc, #128]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008d6:	4a21      	ldr	r2, [pc, #132]	@ (800095c <MX_TIM3_Init+0xa4>)
 80008d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008da:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f4:	4b18      	ldr	r3, [pc, #96]	@ (8000958 <MX_TIM3_Init+0xa0>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80008fa:	2301      	movs	r3, #1
 80008fc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008fe:	2300      	movs	r3, #0
 8000900:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000902:	2301      	movs	r3, #1
 8000904:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800090e:	2300      	movs	r3, #0
 8000910:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000912:	2301      	movs	r3, #1
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	4619      	mov	r1, r3
 8000924:	480c      	ldr	r0, [pc, #48]	@ (8000958 <MX_TIM3_Init+0xa0>)
 8000926:	f002 fe49 	bl	80035bc <HAL_TIM_Encoder_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000930:	f000 fd28 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000934:	2300      	movs	r3, #0
 8000936:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000938:	2300      	movs	r3, #0
 800093a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	4619      	mov	r1, r3
 8000940:	4805      	ldr	r0, [pc, #20]	@ (8000958 <MX_TIM3_Init+0xa0>)
 8000942:	f003 f94d 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800094c:	f000 fd1a 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000950:	bf00      	nop
 8000952:	3730      	adds	r7, #48	@ 0x30
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000134 	.word	0x20000134
 800095c:	40000400 	.word	0x40000400

08000960 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08c      	sub	sp, #48	@ 0x30
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000966:	f107 030c 	add.w	r3, r7, #12
 800096a:	2224      	movs	r2, #36	@ 0x24
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f004 fbe0 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800097c:	4b20      	ldr	r3, [pc, #128]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 800097e:	4a21      	ldr	r2, [pc, #132]	@ (8000a04 <MX_TIM4_Init+0xa4>)
 8000980:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000982:	4b1f      	ldr	r3, [pc, #124]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 8000984:	2200      	movs	r2, #0
 8000986:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000988:	4b1d      	ldr	r3, [pc, #116]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800098e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 8000990:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000994:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000996:	4b1a      	ldr	r3, [pc, #104]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800099c:	4b18      	ldr	r3, [pc, #96]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80009a2:	2301      	movs	r3, #1
 80009a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009aa:	2301      	movs	r3, #1
 80009ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009b6:	2300      	movs	r3, #0
 80009b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009ba:	2301      	movs	r3, #1
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009be:	2300      	movs	r3, #0
 80009c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	4619      	mov	r1, r3
 80009cc:	480c      	ldr	r0, [pc, #48]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 80009ce:	f002 fdf5 	bl	80035bc <HAL_TIM_Encoder_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80009d8:	f000 fcd4 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009dc:	2300      	movs	r3, #0
 80009de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	4619      	mov	r1, r3
 80009e8:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <MX_TIM4_Init+0xa0>)
 80009ea:	f003 f8f9 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80009f4:	f000 fcc6 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	3730      	adds	r7, #48	@ 0x30
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	2000017c 	.word	0x2000017c
 8000a04:	40000800 	.word	0x40000800

08000a08 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08c      	sub	sp, #48	@ 0x30
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	2224      	movs	r2, #36	@ 0x24
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f004 fb8c 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a24:	4b20      	ldr	r3, [pc, #128]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a26:	4a21      	ldr	r2, [pc, #132]	@ (8000aac <MX_TIM5_Init+0xa4>)
 8000a28:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a30:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a3c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a52:	2301      	movs	r3, #1
 8000a54:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a62:	2301      	movs	r3, #1
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8000a6e:	f107 030c 	add.w	r3, r7, #12
 8000a72:	4619      	mov	r1, r3
 8000a74:	480c      	ldr	r0, [pc, #48]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a76:	f002 fda1 	bl	80035bc <HAL_TIM_Encoder_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8000a80:	f000 fc80 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a84:	2300      	movs	r3, #0
 8000a86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <MX_TIM5_Init+0xa0>)
 8000a92:	f003 f8a5 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8000a9c:	f000 fc72 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000aa0:	bf00      	nop
 8000aa2:	3730      	adds	r7, #48	@ 0x30
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	200001c4 	.word	0x200001c4
 8000aac:	40000c00 	.word	0x40000c00

08000ab0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08c      	sub	sp, #48	@ 0x30
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ab6:	f107 030c 	add.w	r3, r7, #12
 8000aba:	2224      	movs	r2, #36	@ 0x24
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f004 fb38 	bl	8005134 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000acc:	4b22      	ldr	r3, [pc, #136]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000ace:	4a23      	ldr	r2, [pc, #140]	@ (8000b5c <MX_TIM8_Init+0xac>)
 8000ad0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000ad2:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000ae0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ae4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af2:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000afc:	2300      	movs	r3, #0
 8000afe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b00:	2301      	movs	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b10:	2301      	movs	r3, #1
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	4619      	mov	r1, r3
 8000b22:	480d      	ldr	r0, [pc, #52]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000b24:	f002 fd4a 	bl	80035bc <HAL_TIM_Encoder_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8000b2e:	f000 fc29 	bl	8001384 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4806      	ldr	r0, [pc, #24]	@ (8000b58 <MX_TIM8_Init+0xa8>)
 8000b40:	f003 f84e 	bl	8003be0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8000b4a:	f000 fc1b 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	3730      	adds	r7, #48	@ 0x30
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	2000020c 	.word	0x2000020c
 8000b5c:	40010400 	.word	0x40010400

08000b60 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b66:	463b      	mov	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b74:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <MX_TIM9_Init+0x90>)
 8000b76:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000b78:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000b84:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b8a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b8c:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b92:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8000b98:	4814      	ldr	r0, [pc, #80]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000b9a:	f002 fcc0 	bl	800351e <HAL_TIM_IC_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8000ba4:	f000 fbee 	bl	8001384 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bac:	2301      	movs	r3, #1
 8000bae:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bb8:	463b      	mov	r3, r7
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480b      	ldr	r0, [pc, #44]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000bc0:	f002 fda2 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 8000bca:	f000 fbdb 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2204      	movs	r2, #4
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_TIM9_Init+0x8c>)
 8000bd6:	f002 fd97 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM9_Init+0x84>
  {
    Error_Handler();
 8000be0:	f000 fbd0 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000254 	.word	0x20000254
 8000bf0:	40014000 	.word	0x40014000

08000bf4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8000bfa:	463b      	mov	r3, r7
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c08:	4a1d      	ldr	r2, [pc, #116]	@ (8000c80 <MX_TIM10_Init+0x8c>)
 8000c0a:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c12:	4b1a      	ldr	r3, [pc, #104]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8000c18:	4b18      	ldr	r3, [pc, #96]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c1e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c20:	4b16      	ldr	r3, [pc, #88]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c26:	4b15      	ldr	r3, [pc, #84]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000c2c:	4813      	ldr	r0, [pc, #76]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c2e:	f002 fc27 	bl	8003480 <HAL_TIM_Base_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_TIM10_Init+0x48>
  {
    Error_Handler();
 8000c38:	f000 fba4 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim10) != HAL_OK)
 8000c3c:	480f      	ldr	r0, [pc, #60]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c3e:	f002 fc6e 	bl	800351e <HAL_TIM_IC_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_TIM10_Init+0x58>
  {
    Error_Handler();
 8000c48:	f000 fb9c 	bl	8001384 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000c50:	2301      	movs	r3, #1
 8000c52:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim10, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	2200      	movs	r2, #0
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	@ (8000c7c <MX_TIM10_Init+0x88>)
 8000c64:	f002 fd50 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM10_Init+0x7e>
  {
    Error_Handler();
 8000c6e:	f000 fb89 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	2000029c 	.word	0x2000029c
 8000c80:	40014400 	.word	0x40014400

08000c84 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000c96:	4b1d      	ldr	r3, [pc, #116]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000c98:	4a1d      	ldr	r2, [pc, #116]	@ (8000d10 <MX_TIM11_Init+0x8c>)
 8000c9a:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8000c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8000ca8:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000caa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cae:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb0:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb6:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000cbc:	4813      	ldr	r0, [pc, #76]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000cbe:	f002 fbdf 	bl	8003480 <HAL_TIM_Base_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_TIM11_Init+0x48>
  {
    Error_Handler();
 8000cc8:	f000 fb5c 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim11) != HAL_OK)
 8000ccc:	480f      	ldr	r0, [pc, #60]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000cce:	f002 fc26 	bl	800351e <HAL_TIM_IC_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM11_Init+0x58>
  {
    Error_Handler();
 8000cd8:	f000 fb54 	bl	8001384 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim11, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	2200      	movs	r2, #0
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4806      	ldr	r0, [pc, #24]	@ (8000d0c <MX_TIM11_Init+0x88>)
 8000cf4:	f002 fd08 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_TIM11_Init+0x7e>
  {
    Error_Handler();
 8000cfe:	f000 fb41 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200002e4 	.word	0x200002e4
 8000d10:	40014800 	.word	0x40014800

08000d14 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000d26:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d28:	4a1e      	ldr	r2, [pc, #120]	@ (8000da4 <MX_TIM12_Init+0x90>)
 8000d2a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8000d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d32:	4b1b      	ldr	r3, [pc, #108]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8000d38:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d3e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d40:	4b17      	ldr	r3, [pc, #92]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d46:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8000d4c:	4814      	ldr	r0, [pc, #80]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d4e:	f002 fbe6 	bl	800351e <HAL_TIM_IC_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8000d58:	f000 fb14 	bl	8001384 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d60:	2301      	movs	r3, #1
 8000d62:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	2200      	movs	r2, #0
 8000d70:	4619      	mov	r1, r3
 8000d72:	480b      	ldr	r0, [pc, #44]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d74:	f002 fcc8 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM12_Init+0x6e>
  {
    Error_Handler();
 8000d7e:	f000 fb01 	bl	8001384 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d82:	463b      	mov	r3, r7
 8000d84:	2204      	movs	r2, #4
 8000d86:	4619      	mov	r1, r3
 8000d88:	4805      	ldr	r0, [pc, #20]	@ (8000da0 <MX_TIM12_Init+0x8c>)
 8000d8a:	f002 fcbd 	bl	8003708 <HAL_TIM_IC_ConfigChannel>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM12_Init+0x84>
  {
    Error_Handler();
 8000d94:	f000 faf6 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	2000032c 	.word	0x2000032c
 8000da4:	40001800 	.word	0x40001800

08000da8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dac:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dae:	4a12      	ldr	r2, [pc, #72]	@ (8000df8 <MX_USART2_UART_Init+0x50>)
 8000db0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000db2:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000db4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000db8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dce:	220c      	movs	r2, #12
 8000dd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dde:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <MX_USART2_UART_Init+0x4c>)
 8000de0:	f002 ff7a 	bl	8003cd8 <HAL_UART_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dea:	f000 facb 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	20000374 	.word	0x20000374
 8000df8:	40004400 	.word	0x40004400

08000dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08c      	sub	sp, #48	@ 0x30
 8000e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	f107 031c 	add.w	r3, r7, #28
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	61bb      	str	r3, [r7, #24]
 8000e16:	4b69      	ldr	r3, [pc, #420]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a68      	ldr	r2, [pc, #416]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e1c:	f043 0310 	orr.w	r3, r3, #16
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b66      	ldr	r3, [pc, #408]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0310 	and.w	r3, r3, #16
 8000e2a:	61bb      	str	r3, [r7, #24]
 8000e2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
 8000e32:	4b62      	ldr	r3, [pc, #392]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a61      	ldr	r2, [pc, #388]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e38:	f043 0304 	orr.w	r3, r3, #4
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b5f      	ldr	r3, [pc, #380]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0304 	and.w	r3, r3, #4
 8000e46:	617b      	str	r3, [r7, #20]
 8000e48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b5b      	ldr	r3, [pc, #364]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a5a      	ldr	r2, [pc, #360]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b58      	ldr	r3, [pc, #352]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	4b54      	ldr	r3, [pc, #336]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	4a53      	ldr	r2, [pc, #332]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e76:	4b51      	ldr	r3, [pc, #324]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	4b4d      	ldr	r3, [pc, #308]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a4c      	ldr	r2, [pc, #304]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b4a      	ldr	r3, [pc, #296]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f003 0302 	and.w	r3, r3, #2
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b46      	ldr	r3, [pc, #280]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	4a45      	ldr	r2, [pc, #276]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eae:	4b43      	ldr	r3, [pc, #268]	@ (8000fbc <MX_GPIO_Init+0x1c0>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Motor5_F_Pin|Motor5_R_Pin|Motor3_F_Pin|Motor3_R_Pin
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8000ec0:	483f      	ldr	r0, [pc, #252]	@ (8000fc0 <MX_GPIO_Init+0x1c4>)
 8000ec2:	f001 fd49 	bl	8002958 <HAL_GPIO_WritePin>
                          |Motor6_F_Pin|Motor6_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Motor1_F_Pin|Motor1_R_Pin|GPIO_PIN_0|Motor7_R_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f243 0103 	movw	r1, #12291	@ 0x3003
 8000ecc:	483d      	ldr	r0, [pc, #244]	@ (8000fc4 <MX_GPIO_Init+0x1c8>)
 8000ece:	f001 fd43 	bl	8002958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Moto8_R_Pin|Motor8_F_Pin|Motor2_F_Pin|Motor2_R_Pin
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f243 01f0 	movw	r1, #12528	@ 0x30f0
 8000ed8:	483b      	ldr	r0, [pc, #236]	@ (8000fc8 <MX_GPIO_Init+0x1cc>)
 8000eda:	f001 fd3d 	bl	8002958 <HAL_GPIO_WritePin>
                          |Motor9_F_Pin|Motor9_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Motor4_F_Pin|Motor4_R_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000ee4:	4839      	ldr	r0, [pc, #228]	@ (8000fcc <MX_GPIO_Init+0x1d0>)
 8000ee6:	f001 fd37 	bl	8002958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_RE_GPIO_Port, RS485_DE_RE_Pin, GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ef0:	4837      	ldr	r0, [pc, #220]	@ (8000fd0 <MX_GPIO_Init+0x1d4>)
 8000ef2:	f001 fd31 	bl	8002958 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Motor5_F_Pin Motor5_R_Pin Motor3_F_Pin Motor3_R_Pin
                           Motor6_F_Pin Motor6_R_Pin */
  GPIO_InitStruct.Pin = Motor5_F_Pin|Motor5_R_Pin|Motor3_F_Pin|Motor3_R_Pin
 8000ef6:	f44f 734f 	mov.w	r3, #828	@ 0x33c
 8000efa:	61fb      	str	r3, [r7, #28]
                          |Motor6_F_Pin|Motor6_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	482c      	ldr	r0, [pc, #176]	@ (8000fc0 <MX_GPIO_Init+0x1c4>)
 8000f10:	f001 fb86 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor1_F_Pin Motor1_R_Pin PE0 Motor7_R_Pin */
  GPIO_InitStruct.Pin = Motor1_F_Pin|Motor1_R_Pin|GPIO_PIN_0|Motor7_R_Pin;
 8000f14:	f243 0303 	movw	r3, #12291	@ 0x3003
 8000f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f26:	f107 031c 	add.w	r3, r7, #28
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4825      	ldr	r0, [pc, #148]	@ (8000fc4 <MX_GPIO_Init+0x1c8>)
 8000f2e:	f001 fb77 	bl	8002620 <HAL_GPIO_Init>

  /* LED (PE4) - Boot test ve haberleşme göstergesi için */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2110      	movs	r1, #16
 8000f36:	4823      	ldr	r0, [pc, #140]	@ (8000fc4 <MX_GPIO_Init+0x1c8>)
 8000f38:	f001 fd0e 	bl	8002958 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f4c:	f107 031c 	add.w	r3, r7, #28
 8000f50:	4619      	mov	r1, r3
 8000f52:	481c      	ldr	r0, [pc, #112]	@ (8000fc4 <MX_GPIO_Init+0x1c8>)
 8000f54:	f001 fb64 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : Moto8_R_Pin Motor8_F_Pin Motor2_F_Pin Motor2_R_Pin
                           Motor9_F_Pin Motor9_R_Pin */
  GPIO_InitStruct.Pin = Moto8_R_Pin|Motor8_F_Pin|Motor2_F_Pin|Motor2_R_Pin
 8000f58:	f243 03f0 	movw	r3, #12528	@ 0x30f0
 8000f5c:	61fb      	str	r3, [r7, #28]
                          |Motor9_F_Pin|Motor9_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4815      	ldr	r0, [pc, #84]	@ (8000fc8 <MX_GPIO_Init+0x1cc>)
 8000f72:	f001 fb55 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor4_F_Pin Motor4_R_Pin */
  GPIO_InitStruct.Pin = Motor4_F_Pin|Motor4_R_Pin;
 8000f76:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	480f      	ldr	r0, [pc, #60]	@ (8000fcc <MX_GPIO_Init+0x1d0>)
 8000f90:	f001 fb46 	bl	8002620 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_RE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_RE_Pin;
 8000f94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RS485_DE_RE_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	f107 031c 	add.w	r3, r7, #28
 8000faa:	4619      	mov	r1, r3
 8000fac:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <MX_GPIO_Init+0x1d4>)
 8000fae:	f001 fb37 	bl	8002620 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3730      	adds	r7, #48	@ 0x30
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020800 	.word	0x40020800
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40020400 	.word	0x40020400
 8000fcc:	40020c00 	.word	0x40020c00
 8000fd0:	40020000 	.word	0x40020000

08000fd4 <RS485_TX_Mode>:

/* USER CODE BEGIN 4 */

/* --- RS485 KONTROL FONKSİYONLARI --- */

void RS485_TX_Mode(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fde:	4802      	ldr	r0, [pc, #8]	@ (8000fe8 <RS485_TX_Mode+0x14>)
 8000fe0:	f001 fcba 	bl	8002958 <HAL_GPIO_WritePin>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40020000 	.word	0x40020000

08000fec <RS485_RX_Mode>:

void RS485_RX_Mode(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ff6:	4802      	ldr	r0, [pc, #8]	@ (8001000 <RS485_RX_Mode+0x14>)
 8000ff8:	f001 fcae 	bl	8002958 <HAL_GPIO_WritePin>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40020000 	.word	0x40020000

08001004 <Send_Response>:

void Send_Response(const char* msg) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    HAL_Delay(20); // Master dinlemeye geçsin (Flash yazma sonrası daha fazla bekle)
 800100c:	2014      	movs	r0, #20
 800100e:	f000 fe6b 	bl	8001ce8 <HAL_Delay>
    RS485_TX_Mode();
 8001012:	f7ff ffdf 	bl	8000fd4 <RS485_TX_Mode>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff f8e4 	bl	80001e4 <strlen>
 800101c:	4603      	mov	r3, r0
 800101e:	b29a      	uxth	r2, r3
 8001020:	2364      	movs	r3, #100	@ 0x64
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	4809      	ldr	r0, [pc, #36]	@ (800104c <Send_Response+0x48>)
 8001026:	f002 fea7 	bl	8003d78 <HAL_UART_Transmit>
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET); // Tüm veri gönderilene kadar bekle
 800102a:	bf00      	nop
 800102c:	4b07      	ldr	r3, [pc, #28]	@ (800104c <Send_Response+0x48>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001036:	2b40      	cmp	r3, #64	@ 0x40
 8001038:	d1f8      	bne.n	800102c <Send_Response+0x28>
    HAL_Delay(5); // Son bit'in gittiğinden emin ol
 800103a:	2005      	movs	r0, #5
 800103c:	f000 fe54 	bl	8001ce8 <HAL_Delay>
    RS485_RX_Mode();
 8001040:	f7ff ffd4 	bl	8000fec <RS485_RX_Mode>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000374 	.word	0x20000374

08001050 <ReadLine_NonBlocking>:

HAL_StatusTypeDef ReadLine_NonBlocking(char *dst, uint8_t *pos, size_t max_len) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
    uint8_t ch;
    // Timeout 0 -> Bekleme yapma, veri yoksa devam et
    if (HAL_UART_Receive(&huart2, &ch, 1, 0) == HAL_OK) {
 800105c:	f107 0117 	add.w	r1, r7, #23
 8001060:	2300      	movs	r3, #0
 8001062:	2201      	movs	r2, #1
 8001064:	4817      	ldr	r0, [pc, #92]	@ (80010c4 <ReadLine_NonBlocking+0x74>)
 8001066:	f002 ff12 	bl	8003e8e <HAL_UART_Receive>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d123      	bne.n	80010b8 <ReadLine_NonBlocking+0x68>
        if (ch == '\n') {
 8001070:	7dfb      	ldrb	r3, [r7, #23]
 8001072:	2b0a      	cmp	r3, #10
 8001074:	d10b      	bne.n	800108e <ReadLine_NonBlocking+0x3e>
            dst[*pos] = '\0';
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	461a      	mov	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4413      	add	r3, r2
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
            *pos = 0;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
            return HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	e015      	b.n	80010ba <ReadLine_NonBlocking+0x6a>
        } else if (ch != '\r') {
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	2b0d      	cmp	r3, #13
 8001092:	d011      	beq.n	80010b8 <ReadLine_NonBlocking+0x68>
            if (*pos < max_len - 1) dst[(*pos)++] = (char)ch;
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3b01      	subs	r3, #1
 800109e:	429a      	cmp	r2, r3
 80010a0:	d20a      	bcs.n	80010b8 <ReadLine_NonBlocking+0x68>
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	b2d1      	uxtb	r1, r2
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	7011      	strb	r1, [r2, #0]
 80010ae:	461a      	mov	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4413      	add	r3, r2
 80010b4:	7dfa      	ldrb	r2, [r7, #23]
 80010b6:	701a      	strb	r2, [r3, #0]
        }
    }
    return HAL_BUSY;
 80010b8:	2302      	movs	r3, #2
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000374 	.word	0x20000374

080010c8 <Process_Packet>:

void Process_Packet(char* line) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b0a2      	sub	sp, #136	@ 0x88
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    char tempLine[LINE_BUFFER_LEN];
    strncpy(tempLine, line, LINE_BUFFER_LEN);
 80010d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d4:	2240      	movs	r2, #64	@ 0x40
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	4618      	mov	r0, r3
 80010da:	f004 f833 	bl	8005144 <strncpy>

    char *cmd = strtok(tempLine, ":");
 80010de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010e2:	495b      	ldr	r1, [pc, #364]	@ (8001250 <Process_Packet+0x188>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f004 f841 	bl	800516c <strtok>
 80010ea:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    char *param1 = strtok(NULL, ":");
 80010ee:	4958      	ldr	r1, [pc, #352]	@ (8001250 <Process_Packet+0x188>)
 80010f0:	2000      	movs	r0, #0
 80010f2:	f004 f83b 	bl	800516c <strtok>
 80010f6:	67f8      	str	r0, [r7, #124]	@ 0x7c
    char *param2 = strtok(NULL, ":");
 80010f8:	4955      	ldr	r1, [pc, #340]	@ (8001250 <Process_Packet+0x188>)
 80010fa:	2000      	movs	r0, #0
 80010fc:	f004 f836 	bl	800516c <strtok>
 8001100:	67b8      	str	r0, [r7, #120]	@ 0x78
    
    if (cmd == NULL) return;
 8001102:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001106:	2b00      	cmp	r3, #0
 8001108:	f000 8099 	beq.w	800123e <Process_Packet+0x176>

    /* SETID komutu: SETID:ID (Broadcast, ID kontrolü yok) */
    if (strcmp(cmd, "SETID") == 0) {
 800110c:	4951      	ldr	r1, [pc, #324]	@ (8001254 <Process_Packet+0x18c>)
 800110e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001112:	f7ff f85d 	bl	80001d0 <strcmp>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d160      	bne.n	80011de <Process_Packet+0x116>
        if (param1 != NULL) {
 800111c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800111e:	2b00      	cmp	r3, #0
 8001120:	f000 808f 	beq.w	8001242 <Process_Packet+0x17a>
            int newID = atoi(param1);
 8001124:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001126:	f003 fe85 	bl	8004e34 <atoi>
 800112a:	6738      	str	r0, [r7, #112]	@ 0x70
            if (newID >= 1 && newID <= 16) {
 800112c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800112e:	2b00      	cmp	r3, #0
 8001130:	dd50      	ble.n	80011d4 <Process_Packet+0x10c>
 8001132:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001134:	2b10      	cmp	r3, #16
 8001136:	dc4d      	bgt.n	80011d4 <Process_Packet+0x10c>
                HAL_StatusTypeDef flash_status = Flash_Write_SlaveID((uint8_t)newID);
 8001138:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4618      	mov	r0, r3
 800113e:	f000 f8c7 	bl	80012d0 <Flash_Write_SlaveID>
 8001142:	4603      	mov	r3, r0
 8001144:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                if (flash_status == HAL_OK) {
 8001148:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800114c:	2b00      	cmp	r3, #0
 800114e:	d13d      	bne.n	80011cc <Process_Packet+0x104>
                    /* Flash yazma başarılı, ID'yi güncelle */
                    slave_id = (uint8_t)newID;
 8001150:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001152:	b2da      	uxtb	r2, r3
 8001154:	4b40      	ldr	r3, [pc, #256]	@ (8001258 <Process_Packet+0x190>)
 8001156:	701a      	strb	r2, [r3, #0]
                    
                    /* Flash'tan tekrar oku ve doğrula */
                    uint8_t verify_id = Flash_Read_SlaveID();
 8001158:	f000 f88e 	bl	8001278 <Flash_Read_SlaveID>
 800115c:	4603      	mov	r3, r0
 800115e:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
                    if (verify_id == slave_id) {
 8001162:	4b3d      	ldr	r3, [pc, #244]	@ (8001258 <Process_Packet+0x190>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	f897 206e 	ldrb.w	r2, [r7, #110]	@ 0x6e
 800116a:	429a      	cmp	r2, r3
 800116c:	d12a      	bne.n	80011c4 <Process_Packet+0xfc>
                        /* Doğrulama başarılı, yanıt gönder */
                        char response[32];
                        snprintf(response, sizeof(response), "IDSET:%02d\n", slave_id);
 800116e:	4b3a      	ldr	r3, [pc, #232]	@ (8001258 <Process_Packet+0x190>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	f107 000c 	add.w	r0, r7, #12
 8001176:	4a39      	ldr	r2, [pc, #228]	@ (800125c <Process_Packet+0x194>)
 8001178:	2120      	movs	r1, #32
 800117a:	f003 fe5f 	bl	8004e3c <sniprintf>
                        Send_Response(response);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff3e 	bl	8001004 <Send_Response>
                        
                        /* Başarılı ID ayarı için LED'i 3 kez yanıp söndür */
                        for(int i=0; i<3; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800118e:	e014      	b.n	80011ba <Process_Packet+0xf2>
                            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8001190:	2201      	movs	r2, #1
 8001192:	2110      	movs	r1, #16
 8001194:	4832      	ldr	r0, [pc, #200]	@ (8001260 <Process_Packet+0x198>)
 8001196:	f001 fbdf 	bl	8002958 <HAL_GPIO_WritePin>
                            HAL_Delay(100);
 800119a:	2064      	movs	r0, #100	@ 0x64
 800119c:	f000 fda4 	bl	8001ce8 <HAL_Delay>
                            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2110      	movs	r1, #16
 80011a4:	482e      	ldr	r0, [pc, #184]	@ (8001260 <Process_Packet+0x198>)
 80011a6:	f001 fbd7 	bl	8002958 <HAL_GPIO_WritePin>
                            HAL_Delay(100);
 80011aa:	2064      	movs	r0, #100	@ 0x64
 80011ac:	f000 fd9c 	bl	8001ce8 <HAL_Delay>
                        for(int i=0; i<3; i++) {
 80011b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011b4:	3301      	adds	r3, #1
 80011b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80011ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011be:	2b02      	cmp	r3, #2
 80011c0:	dde6      	ble.n	8001190 <Process_Packet+0xc8>
            if (newID >= 1 && newID <= 16) {
 80011c2:	e00b      	b.n	80011dc <Process_Packet+0x114>
                        }
                    } else {
                        /* Doğrulama başarısız */
                        Send_Response("IDERR:Verification failed\n");
 80011c4:	4827      	ldr	r0, [pc, #156]	@ (8001264 <Process_Packet+0x19c>)
 80011c6:	f7ff ff1d 	bl	8001004 <Send_Response>
            if (newID >= 1 && newID <= 16) {
 80011ca:	e007      	b.n	80011dc <Process_Packet+0x114>
                    }
                } else {
                    /* Flash yazma başarısız */
                    Send_Response("IDERR:Flash write failed\n");
 80011cc:	4826      	ldr	r0, [pc, #152]	@ (8001268 <Process_Packet+0x1a0>)
 80011ce:	f7ff ff19 	bl	8001004 <Send_Response>
            if (newID >= 1 && newID <= 16) {
 80011d2:	e003      	b.n	80011dc <Process_Packet+0x114>
                }
            } else {
                Send_Response("IDERR:Invalid ID (1-16)\n");
 80011d4:	4825      	ldr	r0, [pc, #148]	@ (800126c <Process_Packet+0x1a4>)
 80011d6:	f7ff ff15 	bl	8001004 <Send_Response>
            }
        }
        return;
 80011da:	e032      	b.n	8001242 <Process_Packet+0x17a>
 80011dc:	e031      	b.n	8001242 <Process_Packet+0x17a>
    }

    /* Diğer komutlar için target ID kontrolü */
    if (param1 == NULL) return;
 80011de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d030      	beq.n	8001246 <Process_Packet+0x17e>
    
    int targetID = atoi(param1);
 80011e4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80011e6:	f003 fe25 	bl	8004e34 <atoi>
 80011ea:	6778      	str	r0, [r7, #116]	@ 0x74

    if (targetID == slave_id) {
 80011ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <Process_Packet+0x190>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d127      	bne.n	8001248 <Process_Packet+0x180>
        /* MESAJ GELDİ! LED'İ UZUN YAK */
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	2110      	movs	r1, #16
 80011fc:	4818      	ldr	r0, [pc, #96]	@ (8001260 <Process_Packet+0x198>)
 80011fe:	f001 fbab 	bl	8002958 <HAL_GPIO_WritePin>
        
        if (strcmp(cmd, "PING") == 0) {
 8001202:	491b      	ldr	r1, [pc, #108]	@ (8001270 <Process_Packet+0x1a8>)
 8001204:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001208:	f7fe ffe2 	bl	80001d0 <strcmp>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10c      	bne.n	800122c <Process_Packet+0x164>
            char response[32];
            snprintf(response, sizeof(response), "PONG:%02d\n", slave_id);
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <Process_Packet+0x190>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	f107 000c 	add.w	r0, r7, #12
 800121a:	4a16      	ldr	r2, [pc, #88]	@ (8001274 <Process_Packet+0x1ac>)
 800121c:	2120      	movs	r1, #32
 800121e:	f003 fe0d 	bl	8004e3c <sniprintf>
            Send_Response(response);
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff feec 	bl	8001004 <Send_Response>
        }
        
        /* GÖRÜLMESİ İÇİN BEKLE VE SÖNDÜR */
        HAL_Delay(100); 
 800122c:	2064      	movs	r0, #100	@ 0x64
 800122e:	f000 fd5b 	bl	8001ce8 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2110      	movs	r1, #16
 8001236:	480a      	ldr	r0, [pc, #40]	@ (8001260 <Process_Packet+0x198>)
 8001238:	f001 fb8e 	bl	8002958 <HAL_GPIO_WritePin>
 800123c:	e004      	b.n	8001248 <Process_Packet+0x180>
    if (cmd == NULL) return;
 800123e:	bf00      	nop
 8001240:	e002      	b.n	8001248 <Process_Packet+0x180>
        return;
 8001242:	bf00      	nop
 8001244:	e000      	b.n	8001248 <Process_Packet+0x180>
    if (param1 == NULL) return;
 8001246:	bf00      	nop
    }
}
 8001248:	3788      	adds	r7, #136	@ 0x88
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	08006354 	.word	0x08006354
 8001254:	08006358 	.word	0x08006358
 8001258:	200003fd 	.word	0x200003fd
 800125c:	08006360 	.word	0x08006360
 8001260:	40021000 	.word	0x40021000
 8001264:	0800636c 	.word	0x0800636c
 8001268:	08006388 	.word	0x08006388
 800126c:	080063a4 	.word	0x080063a4
 8001270:	080063c0 	.word	0x080063c0
 8001274:	080063c8 	.word	0x080063c8

08001278 <Flash_Read_SlaveID>:

/**
  * @brief  Flash'tan Slave ID okur
  * @retval Slave ID (1-16) veya 0 (geçersiz/boş)
  */
uint8_t Flash_Read_SlaveID(void) {
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
    /* Flash'tan 32-bit word oku */
    uint32_t flash_data = *((volatile uint32_t*)SLAVE_ID_FLASH_ADDRESS);
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <Flash_Read_SlaveID+0x54>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	60fb      	str	r3, [r7, #12]
    
    /* Flash boş mu kontrol et (0xFFFFFFFF = boş) */
    if (flash_data == 0xFFFFFFFF || flash_data == 0x00000000) {
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800128a:	d002      	beq.n	8001292 <Flash_Read_SlaveID+0x1a>
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <Flash_Read_SlaveID+0x1e>
        return SLAVE_ID_DEFAULT;
 8001292:	2300      	movs	r3, #0
 8001294:	e014      	b.n	80012c0 <Flash_Read_SlaveID+0x48>
    }
    
    /* Magic number kontrolü */
    uint32_t magic = (flash_data >> 16) & 0xFFFF;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	0c1b      	lsrs	r3, r3, #16
 800129a:	60bb      	str	r3, [r7, #8]
    uint32_t id = flash_data & 0xFFFF;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	607b      	str	r3, [r7, #4]
    
    /* Magic number ve ID geçerliliği kontrolü */
    if (magic == (SLAVE_ID_MAGIC & 0xFFFF) && id >= 1 && id <= 16) {
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	f241 2234 	movw	r2, #4660	@ 0x1234
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d108      	bne.n	80012be <Flash_Read_SlaveID+0x46>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d005      	beq.n	80012be <Flash_Read_SlaveID+0x46>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b10      	cmp	r3, #16
 80012b6:	d802      	bhi.n	80012be <Flash_Read_SlaveID+0x46>
        return (uint8_t)id;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	e000      	b.n	80012c0 <Flash_Read_SlaveID+0x48>
    }
    
    /* Geçersiz veri */
    return SLAVE_ID_DEFAULT;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	0807fffc 	.word	0x0807fffc

080012d0 <Flash_Write_SlaveID>:
/**
  * @brief  Slave ID'yi Flash'a yazar
  * @param  id: Yazılacak ID (1-16)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef Flash_Write_SlaveID(uint8_t id) {
 80012d0:	b5b0      	push	{r4, r5, r7, lr}
 80012d2:	b08c      	sub	sp, #48	@ 0x30
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
    
    /* ID kontrolü */
    if (id < 1 || id > 16) {
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <Flash_Write_SlaveID+0x1a>
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	2b10      	cmp	r3, #16
 80012e8:	d901      	bls.n	80012ee <Flash_Write_SlaveID+0x1e>
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e044      	b.n	8001378 <Flash_Write_SlaveID+0xa8>
    }
    
    /* Flash Unlock */
    if (HAL_FLASH_Unlock() != HAL_OK) {
 80012ee:	f000 ff15 	bl	800211c <HAL_FLASH_Unlock>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <Flash_Write_SlaveID+0x2c>
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e03d      	b.n	8001378 <Flash_Write_SlaveID+0xa8>
    }
    
    /* Flash'taki mevcut değeri kontrol et */
    uint32_t current_data = *((volatile uint32_t*)SLAVE_ID_FLASH_ADDRESS);
 80012fc:	4b20      	ldr	r3, [pc, #128]	@ (8001380 <Flash_Write_SlaveID+0xb0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t new_data = ((SLAVE_ID_MAGIC & 0xFFFF) << 16) | id;
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	f043 5391 	orr.w	r3, r3, #304087040	@ 0x12200000
 8001308:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    /* Eğer aynı değer yazılmak isteniyorsa, erase etmeye gerek yok */
    if (current_data == new_data) {
 800130e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001312:	429a      	cmp	r2, r3
 8001314:	d103      	bne.n	800131e <Flash_Write_SlaveID+0x4e>
        HAL_FLASH_Lock();
 8001316:	f000 ff23 	bl	8002160 <HAL_FLASH_Lock>
        return HAL_OK;
 800131a:	2300      	movs	r3, #0
 800131c:	e02c      	b.n	8001378 <Flash_Write_SlaveID+0xa8>
    /*   Sector 4: 64KB (0x08010000 - 0x0801FFFF) */
    /*   Sector 5: 128KB (0x08020000 - 0x0803FFFF) */
    /*   Sector 6: 128KB (0x08040000 - 0x0805FFFF) */
    /*   Sector 7: 128KB (0x08060000 - 0x0807FFFF) <- SON SECTOR! */
    /* Son 4 byte: 0x0807FFFC, bu Sector 7'de */
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001322:	2302      	movs	r3, #2
 8001324:	623b      	str	r3, [r7, #32]
    EraseInitStruct.Sector = FLASH_SECTOR_7;  /* Son sector (512KB Flash için) */
 8001326:	2307      	movs	r3, #7
 8001328:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800132a:	2301      	movs	r3, #1
 800132c:	61fb      	str	r3, [r7, #28]
    
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800132e:	f107 020c 	add.w	r2, r7, #12
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	4611      	mov	r1, r2
 8001338:	4618      	mov	r0, r3
 800133a:	f001 f851 	bl	80023e0 <HAL_FLASHEx_Erase>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8001344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001348:	2b00      	cmp	r3, #0
 800134a:	d004      	beq.n	8001356 <Flash_Write_SlaveID+0x86>
        HAL_FLASH_Lock();
 800134c:	f000 ff08 	bl	8002160 <HAL_FLASH_Lock>
        return status;
 8001350:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001354:	e010      	b.n	8001378 <Flash_Write_SlaveID+0xa8>
    }
    
    /* Yeni değeri yaz */
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, SLAVE_ID_FLASH_ADDRESS, new_data);
 8001356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001358:	2200      	movs	r2, #0
 800135a:	461c      	mov	r4, r3
 800135c:	4615      	mov	r5, r2
 800135e:	4622      	mov	r2, r4
 8001360:	462b      	mov	r3, r5
 8001362:	4907      	ldr	r1, [pc, #28]	@ (8001380 <Flash_Write_SlaveID+0xb0>)
 8001364:	2002      	movs	r0, #2
 8001366:	f000 fe87 	bl	8002078 <HAL_FLASH_Program>
 800136a:	4603      	mov	r3, r0
 800136c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    /* Flash Lock */
    HAL_FLASH_Lock();
 8001370:	f000 fef6 	bl	8002160 <HAL_FLASH_Lock>
    
    return status;
 8001374:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001378:	4618      	mov	r0, r3
 800137a:	3730      	adds	r7, #48	@ 0x30
 800137c:	46bd      	mov	sp, r7
 800137e:	bdb0      	pop	{r4, r5, r7, pc}
 8001380:	0807fffc 	.word	0x0807fffc

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001388:	b672      	cpsid	i
}
 800138a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <Error_Handler+0x8>

08001390 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	4b10      	ldr	r3, [pc, #64]	@ (80013dc <HAL_MspInit+0x4c>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	4a0f      	ldr	r2, [pc, #60]	@ (80013dc <HAL_MspInit+0x4c>)
 80013a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013a6:	4b0d      	ldr	r3, [pc, #52]	@ (80013dc <HAL_MspInit+0x4c>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	603b      	str	r3, [r7, #0]
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <HAL_MspInit+0x4c>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4a08      	ldr	r2, [pc, #32]	@ (80013dc <HAL_MspInit+0x4c>)
 80013bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c2:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <HAL_MspInit+0x4c>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800

080013e0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b094      	sub	sp, #80	@ 0x50
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a8b      	ldr	r2, [pc, #556]	@ (800162c <HAL_TIM_Encoder_MspInit+0x24c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d12d      	bne.n	800145e <HAL_TIM_Encoder_MspInit+0x7e>
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001406:	4b8a      	ldr	r3, [pc, #552]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140a:	4a89      	ldr	r2, [pc, #548]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6453      	str	r3, [r2, #68]	@ 0x44
 8001412:	4b87      	ldr	r3, [pc, #540]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800141c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	637b      	str	r3, [r7, #52]	@ 0x34
 8001422:	4b83      	ldr	r3, [pc, #524]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a82      	ldr	r2, [pc, #520]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001428:	f043 0310 	orr.w	r3, r3, #16
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b80      	ldr	r3, [pc, #512]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	637b      	str	r3, [r7, #52]	@ 0x34
 8001438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800143a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800143e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800144c:	2301      	movs	r3, #1
 800144e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001450:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001454:	4619      	mov	r1, r3
 8001456:	4877      	ldr	r0, [pc, #476]	@ (8001634 <HAL_TIM_Encoder_MspInit+0x254>)
 8001458:	f001 f8e2 	bl	8002620 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800145c:	e129      	b.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
  else if(htim_encoder->Instance==TIM2)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001466:	d14a      	bne.n	80014fe <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001468:	2300      	movs	r3, #0
 800146a:	633b      	str	r3, [r7, #48]	@ 0x30
 800146c:	4b70      	ldr	r3, [pc, #448]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001470:	4a6f      	ldr	r2, [pc, #444]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6413      	str	r3, [r2, #64]	@ 0x40
 8001478:	4b6d      	ldr	r3, [pc, #436]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800147a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	633b      	str	r3, [r7, #48]	@ 0x30
 8001482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001488:	4b69      	ldr	r3, [pc, #420]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800148a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148c:	4a68      	ldr	r2, [pc, #416]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6313      	str	r3, [r2, #48]	@ 0x30
 8001494:	4b66      	ldr	r3, [pc, #408]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800149e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014a4:	4b62      	ldr	r3, [pc, #392]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80014a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a8:	4a61      	ldr	r2, [pc, #388]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80014aa:	f043 0302 	orr.w	r3, r3, #2
 80014ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80014b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014bc:	2320      	movs	r3, #32
 80014be:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	2302      	movs	r3, #2
 80014c2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014cc:	2301      	movs	r3, #1
 80014ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80014d4:	4619      	mov	r1, r3
 80014d6:	4858      	ldr	r0, [pc, #352]	@ (8001638 <HAL_TIM_Encoder_MspInit+0x258>)
 80014d8:	f001 f8a2 	bl	8002620 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80014dc:	2308      	movs	r3, #8
 80014de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e8:	2300      	movs	r3, #0
 80014ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014ec:	2301      	movs	r3, #1
 80014ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80014f4:	4619      	mov	r1, r3
 80014f6:	4851      	ldr	r0, [pc, #324]	@ (800163c <HAL_TIM_Encoder_MspInit+0x25c>)
 80014f8:	f001 f892 	bl	8002620 <HAL_GPIO_Init>
}
 80014fc:	e0d9      	b.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
  else if(htim_encoder->Instance==TIM3)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a4f      	ldr	r2, [pc, #316]	@ (8001640 <HAL_TIM_Encoder_MspInit+0x260>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d12c      	bne.n	8001562 <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
 800150c:	4b48      	ldr	r3, [pc, #288]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	4a47      	ldr	r2, [pc, #284]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001512:	f043 0302 	orr.w	r3, r3, #2
 8001516:	6413      	str	r3, [r2, #64]	@ 0x40
 8001518:	4b45      	ldr	r3, [pc, #276]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	2300      	movs	r3, #0
 8001526:	623b      	str	r3, [r7, #32]
 8001528:	4b41      	ldr	r3, [pc, #260]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152c:	4a40      	ldr	r2, [pc, #256]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	6313      	str	r3, [r2, #48]	@ 0x30
 8001534:	4b3e      	ldr	r3, [pc, #248]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	623b      	str	r3, [r7, #32]
 800153e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001540:	23c0      	movs	r3, #192	@ 0xc0
 8001542:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001544:	2302      	movs	r3, #2
 8001546:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001550:	2302      	movs	r3, #2
 8001552:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001558:	4619      	mov	r1, r3
 800155a:	4837      	ldr	r0, [pc, #220]	@ (8001638 <HAL_TIM_Encoder_MspInit+0x258>)
 800155c:	f001 f860 	bl	8002620 <HAL_GPIO_Init>
}
 8001560:	e0a7      	b.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
  else if(htim_encoder->Instance==TIM4)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a37      	ldr	r2, [pc, #220]	@ (8001644 <HAL_TIM_Encoder_MspInit+0x264>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d12d      	bne.n	80015c8 <HAL_TIM_Encoder_MspInit+0x1e8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	4b2f      	ldr	r3, [pc, #188]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	4a2e      	ldr	r2, [pc, #184]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001576:	f043 0304 	orr.w	r3, r3, #4
 800157a:	6413      	str	r3, [r2, #64]	@ 0x40
 800157c:	4b2c      	ldr	r3, [pc, #176]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	f003 0304 	and.w	r3, r3, #4
 8001584:	61fb      	str	r3, [r7, #28]
 8001586:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001588:	2300      	movs	r3, #0
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	4b28      	ldr	r3, [pc, #160]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001590:	4a27      	ldr	r2, [pc, #156]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001592:	f043 0308 	orr.w	r3, r3, #8
 8001596:	6313      	str	r3, [r2, #48]	@ 0x30
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159c:	f003 0308 	and.w	r3, r3, #8
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80015a4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015b6:	2302      	movs	r3, #2
 80015b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80015be:	4619      	mov	r1, r3
 80015c0:	4821      	ldr	r0, [pc, #132]	@ (8001648 <HAL_TIM_Encoder_MspInit+0x268>)
 80015c2:	f001 f82d 	bl	8002620 <HAL_GPIO_Init>
}
 80015c6:	e074      	b.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
  else if(htim_encoder->Instance==TIM5)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a1f      	ldr	r2, [pc, #124]	@ (800164c <HAL_TIM_Encoder_MspInit+0x26c>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d13e      	bne.n	8001650 <HAL_TIM_Encoder_MspInit+0x270>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015da:	4a15      	ldr	r2, [pc, #84]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80015dc:	f043 0308 	orr.w	r3, r3, #8
 80015e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015e2:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <HAL_TIM_Encoder_MspInit+0x250>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800160a:	2303      	movs	r3, #3
 800160c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800161a:	2302      	movs	r3, #2
 800161c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001622:	4619      	mov	r1, r3
 8001624:	4804      	ldr	r0, [pc, #16]	@ (8001638 <HAL_TIM_Encoder_MspInit+0x258>)
 8001626:	f000 fffb 	bl	8002620 <HAL_GPIO_Init>
}
 800162a:	e042      	b.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
 800162c:	40010000 	.word	0x40010000
 8001630:	40023800 	.word	0x40023800
 8001634:	40021000 	.word	0x40021000
 8001638:	40020000 	.word	0x40020000
 800163c:	40020400 	.word	0x40020400
 8001640:	40000400 	.word	0x40000400
 8001644:	40000800 	.word	0x40000800
 8001648:	40020c00 	.word	0x40020c00
 800164c:	40000c00 	.word	0x40000c00
  else if(htim_encoder->Instance==TIM8)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_TIM_Encoder_MspInit+0x2dc>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d12b      	bne.n	80016b2 <HAL_TIM_Encoder_MspInit+0x2d2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001662:	4a17      	ldr	r2, [pc, #92]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6453      	str	r3, [r2, #68]	@ 0x44
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a10      	ldr	r2, [pc, #64]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_TIM_Encoder_MspInit+0x2e0>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0304 	and.w	r3, r3, #4
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001692:	23c0      	movs	r3, #192	@ 0xc0
 8001694:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80016a2:	2303      	movs	r3, #3
 80016a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <HAL_TIM_Encoder_MspInit+0x2e4>)
 80016ae:	f000 ffb7 	bl	8002620 <HAL_GPIO_Init>
}
 80016b2:	bf00      	nop
 80016b4:	3750      	adds	r7, #80	@ 0x50
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40010400 	.word	0x40010400
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020800 	.word	0x40020800

080016c8 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08c      	sub	sp, #48	@ 0x30
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 031c 	add.w	r3, r7, #28
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM9)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a32      	ldr	r2, [pc, #200]	@ (80017b0 <HAL_TIM_IC_MspInit+0xe8>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d12c      	bne.n	8001744 <HAL_TIM_IC_MspInit+0x7c>
    /* USER CODE BEGIN TIM9_MspInit 0 */

    /* USER CODE END TIM9_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	61bb      	str	r3, [r7, #24]
 80016ee:	4b31      	ldr	r3, [pc, #196]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	4a30      	ldr	r2, [pc, #192]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 80016f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fa:	4b2e      	ldr	r3, [pc, #184]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	4a29      	ldr	r2, [pc, #164]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001710:	f043 0310 	orr.w	r3, r3, #16
 8001714:	6313      	str	r3, [r2, #48]	@ 0x30
 8001716:	4b27      	ldr	r3, [pc, #156]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	f003 0310 	and.w	r3, r3, #16
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	697b      	ldr	r3, [r7, #20]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001722:	2360      	movs	r3, #96	@ 0x60
 8001724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	2302      	movs	r3, #2
 8001728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172e:	2300      	movs	r3, #0
 8001730:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001732:	2303      	movs	r3, #3
 8001734:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	481e      	ldr	r0, [pc, #120]	@ (80017b8 <HAL_TIM_IC_MspInit+0xf0>)
 800173e:	f000 ff6f 	bl	8002620 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001742:	e031      	b.n	80017a8 <HAL_TIM_IC_MspInit+0xe0>
  else if(htim_ic->Instance==TIM12)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a1c      	ldr	r2, [pc, #112]	@ (80017bc <HAL_TIM_IC_MspInit+0xf4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d12c      	bne.n	80017a8 <HAL_TIM_IC_MspInit+0xe0>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	4a17      	ldr	r2, [pc, #92]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800175c:	6413      	str	r3, [r2, #64]	@ 0x40
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a10      	ldr	r2, [pc, #64]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <HAL_TIM_IC_MspInit+0xec>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001786:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178c:	2302      	movs	r3, #2
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001798:	2309      	movs	r3, #9
 800179a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	4619      	mov	r1, r3
 80017a2:	4807      	ldr	r0, [pc, #28]	@ (80017c0 <HAL_TIM_IC_MspInit+0xf8>)
 80017a4:	f000 ff3c 	bl	8002620 <HAL_GPIO_Init>
}
 80017a8:	bf00      	nop
 80017aa:	3730      	adds	r7, #48	@ 0x30
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40014000 	.word	0x40014000
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40001800 	.word	0x40001800
 80017c0:	40020400 	.word	0x40020400

080017c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b090      	sub	sp, #64	@ 0x40
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017dc:	f107 031c 	add.w	r3, r7, #28
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM10)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a3b      	ldr	r2, [pc, #236]	@ (80018dc <HAL_TIM_Base_MspInit+0x118>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d12d      	bne.n	8001850 <HAL_TIM_Base_MspInit+0x8c>
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
 80017f8:	4b39      	ldr	r3, [pc, #228]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 80017fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fc:	4a38      	ldr	r2, [pc, #224]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 80017fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001802:	6453      	str	r3, [r2, #68]	@ 0x44
 8001804:	4b36      	ldr	r3, [pc, #216]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 8001806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180c:	61bb      	str	r3, [r7, #24]
 800180e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	4b32      	ldr	r3, [pc, #200]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 8001816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001818:	4a31      	ldr	r2, [pc, #196]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 800181a:	f043 0302 	orr.w	r3, r3, #2
 800181e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001820:	4b2f      	ldr	r3, [pc, #188]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 8001822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	697b      	ldr	r3, [r7, #20]
    /**TIM10 GPIO Configuration
    PB8     ------> TIM10_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800182c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001830:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001832:	2302      	movs	r3, #2
 8001834:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800183e:	2303      	movs	r3, #3
 8001840:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001842:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001846:	4619      	mov	r1, r3
 8001848:	4826      	ldr	r0, [pc, #152]	@ (80018e4 <HAL_TIM_Base_MspInit+0x120>)
 800184a:	f000 fee9 	bl	8002620 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 800184e:	e040      	b.n	80018d2 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a24      	ldr	r2, [pc, #144]	@ (80018e8 <HAL_TIM_Base_MspInit+0x124>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d13b      	bne.n	80018d2 <HAL_TIM_Base_MspInit+0x10e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800185a:	2302      	movs	r3, #2
 800185c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800185e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001862:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001864:	f107 031c 	add.w	r3, r7, #28
 8001868:	4618      	mov	r0, r3
 800186a:	f001 fd27 	bl	80032bc <HAL_RCCEx_PeriphCLKConfig>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <HAL_TIM_Base_MspInit+0xb4>
      Error_Handler();
 8001874:	f7ff fd86 	bl	8001384 <Error_Handler>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 800187e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001880:	4a17      	ldr	r2, [pc, #92]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 8001882:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001886:	6453      	str	r3, [r2, #68]	@ 0x44
 8001888:	4b15      	ldr	r3, [pc, #84]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 800188a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189c:	4a10      	ldr	r2, [pc, #64]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 800189e:	f043 0302 	orr.w	r3, r3, #2
 80018a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a4:	4b0e      	ldr	r3, [pc, #56]	@ (80018e0 <HAL_TIM_Base_MspInit+0x11c>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80018c2:	2303      	movs	r3, #3
 80018c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018ca:	4619      	mov	r1, r3
 80018cc:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <HAL_TIM_Base_MspInit+0x120>)
 80018ce:	f000 fea7 	bl	8002620 <HAL_GPIO_Init>
}
 80018d2:	bf00      	nop
 80018d4:	3740      	adds	r7, #64	@ 0x40
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40014400 	.word	0x40014400
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020400 	.word	0x40020400
 80018e8:	40014800 	.word	0x40014800

080018ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	@ 0x28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a1d      	ldr	r2, [pc, #116]	@ (8001980 <HAL_UART_MspInit+0x94>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d133      	bne.n	8001976 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <HAL_UART_MspInit+0x98>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	4a1b      	ldr	r2, [pc, #108]	@ (8001984 <HAL_UART_MspInit+0x98>)
 8001918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800191c:	6413      	str	r3, [r2, #64]	@ 0x40
 800191e:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_UART_MspInit+0x98>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <HAL_UART_MspInit+0x98>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a14      	ldr	r2, [pc, #80]	@ (8001984 <HAL_UART_MspInit+0x98>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <HAL_UART_MspInit+0x98>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001946:	230c      	movs	r3, #12
 8001948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001952:	2303      	movs	r3, #3
 8001954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001956:	2307      	movs	r3, #7
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	4809      	ldr	r0, [pc, #36]	@ (8001988 <HAL_UART_MspInit+0x9c>)
 8001962:	f000 fe5d 	bl	8002620 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	2026      	movs	r0, #38	@ 0x26
 800196c:	f000 fabb 	bl	8001ee6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001970:	2026      	movs	r0, #38	@ 0x26
 8001972:	f000 fad4 	bl	8001f1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001976:	bf00      	nop
 8001978:	3728      	adds	r7, #40	@ 0x28
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40004400 	.word	0x40004400
 8001984:	40023800 	.word	0x40023800
 8001988:	40020000 	.word	0x40020000

0800198c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <NMI_Handler+0x4>

08001994 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <MemManage_Handler+0x4>

080019a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <BusFault_Handler+0x4>

080019ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <UsageFault_Handler+0x4>

080019b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e2:	f000 f961 	bl	8001ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <USART2_IRQHandler+0x10>)
 80019f2:	f002 fae3 	bl	8003fbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000374 	.word	0x20000374

08001a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_kill>:

int _kill(int pid, int sig)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a1a:	f003 fc03 	bl	8005224 <__errno>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2216      	movs	r2, #22
 8001a22:	601a      	str	r2, [r3, #0]
  return -1;
 8001a24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_exit>:

void _exit (int status)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe7 	bl	8001a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a42:	bf00      	nop
 8001a44:	e7fd      	b.n	8001a42 <_exit+0x12>

08001a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e00a      	b.n	8001a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a58:	f3af 8000 	nop.w
 8001a5c:	4601      	mov	r1, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	60ba      	str	r2, [r7, #8]
 8001a64:	b2ca      	uxtb	r2, r1
 8001a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf0      	blt.n	8001a58 <_read+0x12>
  }

  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e009      	b.n	8001aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	60ba      	str	r2, [r7, #8]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf1      	blt.n	8001a92 <_write+0x12>
  }
  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f003 fb68 	bl	8005224 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20020000 	.word	0x20020000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	20000400 	.word	0x20000400
 8001b88:	20000558 	.word	0x20000558

08001b8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <SystemInit+0x20>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b96:	4a05      	ldr	r2, [pc, #20]	@ (8001bac <SystemInit+0x20>)
 8001b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001bb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001be8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bb4:	f7ff ffea 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bb8:	480c      	ldr	r0, [pc, #48]	@ (8001bec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bba:	490d      	ldr	r1, [pc, #52]	@ (8001bf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc0:	e002      	b.n	8001bc8 <LoopCopyDataInit>

08001bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc6:	3304      	adds	r3, #4

08001bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bcc:	d3f9      	bcc.n	8001bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd4:	e001      	b.n	8001bda <LoopFillZerobss>

08001bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd8:	3204      	adds	r2, #4

08001bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bdc:	d3fb      	bcc.n	8001bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bde:	f003 fb27 	bl	8005230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001be2:	f7fe fcf3 	bl	80005cc <main>
  bx  lr    
 8001be6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001be8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bf0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001bf4:	080065e0 	.word	0x080065e0
  ldr r2, =_sbss
 8001bf8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001bfc:	20000554 	.word	0x20000554

08001c00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c00:	e7fe      	b.n	8001c00 <ADC_IRQHandler>
	...

08001c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c08:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <HAL_Init+0x40>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c44 <HAL_Init+0x40>)
 8001c0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_Init+0x40>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <HAL_Init+0x40>)
 8001c1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c20:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <HAL_Init+0x40>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a07      	ldr	r2, [pc, #28]	@ (8001c44 <HAL_Init+0x40>)
 8001c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f000 f94f 	bl	8001ed0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c32:	200f      	movs	r0, #15
 8001c34:	f000 f808 	bl	8001c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c38:	f7ff fbaa 	bl	8001390 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	40023c00 	.word	0x40023c00

08001c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c50:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <HAL_InitTick+0x54>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <HAL_InitTick+0x58>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f967 	bl	8001f3a <HAL_SYSTICK_Config>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e00e      	b.n	8001c94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d80a      	bhi.n	8001c92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c84:	f000 f92f 	bl	8001ee6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c88:	4a06      	ldr	r2, [pc, #24]	@ (8001ca4 <HAL_InitTick+0x5c>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e000      	b.n	8001c94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <HAL_IncTick+0x20>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <HAL_IncTick+0x24>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4a04      	ldr	r2, [pc, #16]	@ (8001ccc <HAL_IncTick+0x24>)
 8001cba:	6013      	str	r3, [r2, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	20000008 	.word	0x20000008
 8001ccc:	20000404 	.word	0x20000404

08001cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	@ (8001ce4 <HAL_GetTick+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000404 	.word	0x20000404

08001ce8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff ffee 	bl	8001cd0 <HAL_GetTick>
 8001cf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d00:	d005      	beq.n	8001d0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d02:	4b0a      	ldr	r3, [pc, #40]	@ (8001d2c <HAL_Delay+0x44>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	461a      	mov	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d0e:	bf00      	nop
 8001d10:	f7ff ffde 	bl	8001cd0 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d8f7      	bhi.n	8001d10 <HAL_Delay+0x28>
  {
  }
}
 8001d20:	bf00      	nop
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000008 	.word	0x20000008

08001d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d40:	4b0c      	ldr	r3, [pc, #48]	@ (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d62:	4a04      	ldr	r2, [pc, #16]	@ (8001d74 <__NVIC_SetPriorityGrouping+0x44>)
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	60d3      	str	r3, [r2, #12]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d7c:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <__NVIC_GetPriorityGrouping+0x18>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	0a1b      	lsrs	r3, r3, #8
 8001d82:	f003 0307 	and.w	r3, r3, #7
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	db0b      	blt.n	8001dbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	f003 021f 	and.w	r2, r3, #31
 8001dac:	4907      	ldr	r1, [pc, #28]	@ (8001dcc <__NVIC_EnableIRQ+0x38>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	095b      	lsrs	r3, r3, #5
 8001db4:	2001      	movs	r0, #1
 8001db6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000e100 	.word	0xe000e100

08001dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	6039      	str	r1, [r7, #0]
 8001dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	db0a      	blt.n	8001dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	490c      	ldr	r1, [pc, #48]	@ (8001e1c <__NVIC_SetPriority+0x4c>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	0112      	lsls	r2, r2, #4
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	440b      	add	r3, r1
 8001df4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df8:	e00a      	b.n	8001e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4908      	ldr	r1, [pc, #32]	@ (8001e20 <__NVIC_SetPriority+0x50>)
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	f003 030f 	and.w	r3, r3, #15
 8001e06:	3b04      	subs	r3, #4
 8001e08:	0112      	lsls	r2, r2, #4
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	761a      	strb	r2, [r3, #24]
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	e000e100 	.word	0xe000e100
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b089      	sub	sp, #36	@ 0x24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f1c3 0307 	rsb	r3, r3, #7
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	bf28      	it	cs
 8001e42:	2304      	movcs	r3, #4
 8001e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	d902      	bls.n	8001e54 <NVIC_EncodePriority+0x30>
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	3b03      	subs	r3, #3
 8001e52:	e000      	b.n	8001e56 <NVIC_EncodePriority+0x32>
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	43da      	mvns	r2, r3
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	401a      	ands	r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	fa01 f303 	lsl.w	r3, r1, r3
 8001e76:	43d9      	mvns	r1, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e7c:	4313      	orrs	r3, r2
         );
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3724      	adds	r7, #36	@ 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e9c:	d301      	bcc.n	8001ea2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e00f      	b.n	8001ec2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <SysTick_Config+0x40>)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eaa:	210f      	movs	r1, #15
 8001eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001eb0:	f7ff ff8e 	bl	8001dd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <SysTick_Config+0x40>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eba:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <SysTick_Config+0x40>)
 8001ebc:	2207      	movs	r2, #7
 8001ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	e000e010 	.word	0xe000e010

08001ed0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff ff29 	bl	8001d30 <__NVIC_SetPriorityGrouping>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b086      	sub	sp, #24
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4603      	mov	r3, r0
 8001eee:	60b9      	str	r1, [r7, #8]
 8001ef0:	607a      	str	r2, [r7, #4]
 8001ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef8:	f7ff ff3e 	bl	8001d78 <__NVIC_GetPriorityGrouping>
 8001efc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68b9      	ldr	r1, [r7, #8]
 8001f02:	6978      	ldr	r0, [r7, #20]
 8001f04:	f7ff ff8e 	bl	8001e24 <NVIC_EncodePriority>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0e:	4611      	mov	r1, r2
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff5d 	bl	8001dd0 <__NVIC_SetPriority>
}
 8001f16:	bf00      	nop
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	4603      	mov	r3, r0
 8001f26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff31 	bl	8001d94 <__NVIC_EnableIRQ>
}
 8001f32:	bf00      	nop
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff ffa2 	bl	8001e8c <SysTick_Config>
 8001f48:	4603      	mov	r3, r0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b084      	sub	sp, #16
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff feb6 	bl	8001cd0 <HAL_GetTick>
 8001f64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d008      	beq.n	8001f84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2280      	movs	r2, #128	@ 0x80
 8001f76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e052      	b.n	800202a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 0216 	bic.w	r2, r2, #22
 8001f92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695a      	ldr	r2, [r3, #20]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fa2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d103      	bne.n	8001fb4 <HAL_DMA_Abort+0x62>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d007      	beq.n	8001fc4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0208 	bic.w	r2, r2, #8
 8001fc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0201 	bic.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fd4:	e013      	b.n	8001ffe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fd6:	f7ff fe7b 	bl	8001cd0 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b05      	cmp	r3, #5
 8001fe2:	d90c      	bls.n	8001ffe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2203      	movs	r2, #3
 8001fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e015      	b.n	800202a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1e4      	bne.n	8001fd6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002010:	223f      	movs	r2, #63	@ 0x3f
 8002012:	409a      	lsls	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d004      	beq.n	8002050 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2280      	movs	r2, #128	@ 0x80
 800204a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e00c      	b.n	800206a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2205      	movs	r2, #5
 8002054:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0201 	bic.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002086:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <HAL_FLASH_Program+0x9c>)
 8002088:	7e1b      	ldrb	r3, [r3, #24]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d101      	bne.n	8002092 <HAL_FLASH_Program+0x1a>
 800208e:	2302      	movs	r3, #2
 8002090:	e03b      	b.n	800210a <HAL_FLASH_Program+0x92>
 8002092:	4b20      	ldr	r3, [pc, #128]	@ (8002114 <HAL_FLASH_Program+0x9c>)
 8002094:	2201      	movs	r2, #1
 8002096:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002098:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800209c:	f000 f870 	bl	8002180 <FLASH_WaitForLastOperation>
 80020a0:	4603      	mov	r3, r0
 80020a2:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d12b      	bne.n	8002102 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d105      	bne.n	80020bc <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80020b0:	783b      	ldrb	r3, [r7, #0]
 80020b2:	4619      	mov	r1, r3
 80020b4:	68b8      	ldr	r0, [r7, #8]
 80020b6:	f000 f91b 	bl	80022f0 <FLASH_Program_Byte>
 80020ba:	e016      	b.n	80020ea <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d105      	bne.n	80020ce <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80020c2:	883b      	ldrh	r3, [r7, #0]
 80020c4:	4619      	mov	r1, r3
 80020c6:	68b8      	ldr	r0, [r7, #8]
 80020c8:	f000 f8ee 	bl	80022a8 <FLASH_Program_HalfWord>
 80020cc:	e00d      	b.n	80020ea <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d105      	bne.n	80020e0 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	4619      	mov	r1, r3
 80020d8:	68b8      	ldr	r0, [r7, #8]
 80020da:	f000 f8c3 	bl	8002264 <FLASH_Program_Word>
 80020de:	e004      	b.n	80020ea <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80020e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020e4:	68b8      	ldr	r0, [r7, #8]
 80020e6:	f000 f88b 	bl	8002200 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020ea:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020ee:	f000 f847 	bl	8002180 <FLASH_WaitForLastOperation>
 80020f2:	4603      	mov	r3, r0
 80020f4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80020f6:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <HAL_FLASH_Program+0xa0>)
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	4a07      	ldr	r2, [pc, #28]	@ (8002118 <HAL_FLASH_Program+0xa0>)
 80020fc:	f023 0301 	bic.w	r3, r3, #1
 8002100:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002102:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <HAL_FLASH_Program+0x9c>)
 8002104:	2200      	movs	r2, #0
 8002106:	761a      	strb	r2, [r3, #24]

  return status;
 8002108:	7dfb      	ldrb	r3, [r7, #23]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2000000c 	.word	0x2000000c
 8002118:	40023c00 	.word	0x40023c00

0800211c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002126:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_FLASH_Unlock+0x38>)
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	2b00      	cmp	r3, #0
 800212c:	da0b      	bge.n	8002146 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800212e:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <HAL_FLASH_Unlock+0x38>)
 8002130:	4a09      	ldr	r2, [pc, #36]	@ (8002158 <HAL_FLASH_Unlock+0x3c>)
 8002132:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002134:	4b07      	ldr	r3, [pc, #28]	@ (8002154 <HAL_FLASH_Unlock+0x38>)
 8002136:	4a09      	ldr	r2, [pc, #36]	@ (800215c <HAL_FLASH_Unlock+0x40>)
 8002138:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800213a:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <HAL_FLASH_Unlock+0x38>)
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	2b00      	cmp	r3, #0
 8002140:	da01      	bge.n	8002146 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002146:	79fb      	ldrb	r3, [r7, #7]
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	40023c00 	.word	0x40023c00
 8002158:	45670123 	.word	0x45670123
 800215c:	cdef89ab 	.word	0xcdef89ab

08002160 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002164:	4b05      	ldr	r3, [pc, #20]	@ (800217c <HAL_FLASH_Lock+0x1c>)
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	4a04      	ldr	r2, [pc, #16]	@ (800217c <HAL_FLASH_Lock+0x1c>)
 800216a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800216e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40023c00 	.word	0x40023c00

08002180 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800218c:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <FLASH_WaitForLastOperation+0x78>)
 800218e:	2200      	movs	r2, #0
 8002190:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002192:	f7ff fd9d 	bl	8001cd0 <HAL_GetTick>
 8002196:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002198:	e010      	b.n	80021bc <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021a0:	d00c      	beq.n	80021bc <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d007      	beq.n	80021b8 <FLASH_WaitForLastOperation+0x38>
 80021a8:	f7ff fd92 	bl	8001cd0 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d201      	bcs.n	80021bc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e019      	b.n	80021f0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80021bc:	4b0f      	ldr	r3, [pc, #60]	@ (80021fc <FLASH_WaitForLastOperation+0x7c>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1e8      	bne.n	800219a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80021c8:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <FLASH_WaitForLastOperation+0x7c>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <FLASH_WaitForLastOperation+0x7c>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80021da:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <FLASH_WaitForLastOperation+0x7c>)
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80021e6:	f000 f8a5 	bl	8002334 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0

}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	2000000c 	.word	0x2000000c
 80021fc:	40023c00 	.word	0x40023c00

08002200 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800220c:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	4a13      	ldr	r2, [pc, #76]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 8002212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002216:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002218:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	4a10      	ldr	r2, [pc, #64]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 800221e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002222:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002224:	4b0e      	ldr	r3, [pc, #56]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <FLASH_Program_DoubleWord+0x60>)
 800222a:	f043 0301 	orr.w	r3, r3, #1
 800222e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002236:	f3bf 8f6f 	isb	sy
}
 800223a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 800223c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	000a      	movs	r2, r1
 800224a:	2300      	movs	r3, #0
 800224c:	68f9      	ldr	r1, [r7, #12]
 800224e:	3104      	adds	r1, #4
 8002250:	4613      	mov	r3, r2
 8002252:	600b      	str	r3, [r1, #0]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	40023c00 	.word	0x40023c00

08002264 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800226e:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <FLASH_Program_Word+0x40>)
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	4a0c      	ldr	r2, [pc, #48]	@ (80022a4 <FLASH_Program_Word+0x40>)
 8002274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002278:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <FLASH_Program_Word+0x40>)
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	4a09      	ldr	r2, [pc, #36]	@ (80022a4 <FLASH_Program_Word+0x40>)
 8002280:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002284:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002286:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <FLASH_Program_Word+0x40>)
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	4a06      	ldr	r2, [pc, #24]	@ (80022a4 <FLASH_Program_Word+0x40>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	601a      	str	r2, [r3, #0]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40023c00 	.word	0x40023c00

080022a8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022b4:	4b0d      	ldr	r3, [pc, #52]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	4a0c      	ldr	r2, [pc, #48]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80022c0:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	4a09      	ldr	r2, [pc, #36]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80022cc:	4b07      	ldr	r3, [pc, #28]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	4a06      	ldr	r2, [pc, #24]	@ (80022ec <FLASH_Program_HalfWord+0x44>)
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	887a      	ldrh	r2, [r7, #2]
 80022dc:	801a      	strh	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40023c00 	.word	0x40023c00

080022f0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <FLASH_Program_Byte+0x40>)
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	4a0b      	ldr	r2, [pc, #44]	@ (8002330 <FLASH_Program_Byte+0x40>)
 8002302:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002306:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002308:	4b09      	ldr	r3, [pc, #36]	@ (8002330 <FLASH_Program_Byte+0x40>)
 800230a:	4a09      	ldr	r2, [pc, #36]	@ (8002330 <FLASH_Program_Byte+0x40>)
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002310:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <FLASH_Program_Byte+0x40>)
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	4a06      	ldr	r2, [pc, #24]	@ (8002330 <FLASH_Program_Byte+0x40>)
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	78fa      	ldrb	r2, [r7, #3]
 8002320:	701a      	strb	r2, [r3, #0]
}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40023c00 	.word	0x40023c00

08002334 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002338:	4b27      	ldr	r3, [pc, #156]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b00      	cmp	r3, #0
 8002342:	d008      	beq.n	8002356 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002344:	4b25      	ldr	r3, [pc, #148]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	f043 0310 	orr.w	r3, r3, #16
 800234c:	4a23      	ldr	r2, [pc, #140]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 800234e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002350:	4b21      	ldr	r3, [pc, #132]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 8002352:	2210      	movs	r2, #16
 8002354:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002356:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	f003 0320 	and.w	r3, r3, #32
 800235e:	2b00      	cmp	r3, #0
 8002360:	d008      	beq.n	8002374 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002362:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	f043 0308 	orr.w	r3, r3, #8
 800236a:	4a1c      	ldr	r2, [pc, #112]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 800236c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800236e:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 8002370:	2220      	movs	r2, #32
 8002372:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002374:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002380:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	f043 0304 	orr.w	r3, r3, #4
 8002388:	4a14      	ldr	r2, [pc, #80]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 800238a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 800238e:	2240      	movs	r2, #64	@ 0x40
 8002390:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002392:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800239e:	4b0f      	ldr	r3, [pc, #60]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f043 0302 	orr.w	r3, r3, #2
 80023a6:	4a0d      	ldr	r2, [pc, #52]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 80023a8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80023aa:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 80023ac:	2280      	movs	r2, #128	@ 0x80
 80023ae:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80023b0:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d008      	beq.n	80023ce <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80023bc:	4b07      	ldr	r3, [pc, #28]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	f043 0320 	orr.w	r3, r3, #32
 80023c4:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <FLASH_SetErrorCode+0xa8>)
 80023c6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80023c8:	4b03      	ldr	r3, [pc, #12]	@ (80023d8 <FLASH_SetErrorCode+0xa4>)
 80023ca:	2202      	movs	r2, #2
 80023cc:	60da      	str	r2, [r3, #12]
  }
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40023c00 	.word	0x40023c00
 80023dc:	2000000c 	.word	0x2000000c

080023e0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80023ee:	4b31      	ldr	r3, [pc, #196]	@ (80024b4 <HAL_FLASHEx_Erase+0xd4>)
 80023f0:	7e1b      	ldrb	r3, [r3, #24]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_FLASHEx_Erase+0x1a>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e058      	b.n	80024ac <HAL_FLASHEx_Erase+0xcc>
 80023fa:	4b2e      	ldr	r3, [pc, #184]	@ (80024b4 <HAL_FLASHEx_Erase+0xd4>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002400:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002404:	f7ff febc 	bl	8002180 <FLASH_WaitForLastOperation>
 8002408:	4603      	mov	r3, r0
 800240a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d148      	bne.n	80024a4 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002418:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d115      	bne.n	800244e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	b2da      	uxtb	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4619      	mov	r1, r3
 800242e:	4610      	mov	r0, r2
 8002430:	f000 f844 	bl	80024bc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002434:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002438:	f7ff fea2 	bl	8002180 <FLASH_WaitForLastOperation>
 800243c:	4603      	mov	r3, r0
 800243e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002440:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <HAL_FLASHEx_Erase+0xd8>)
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	4a1c      	ldr	r2, [pc, #112]	@ (80024b8 <HAL_FLASHEx_Erase+0xd8>)
 8002446:	f023 0304 	bic.w	r3, r3, #4
 800244a:	6113      	str	r3, [r2, #16]
 800244c:	e028      	b.n	80024a0 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	e01c      	b.n	8002490 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	b2db      	uxtb	r3, r3
 800245c:	4619      	mov	r1, r3
 800245e:	68b8      	ldr	r0, [r7, #8]
 8002460:	f000 f850 	bl	8002504 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002464:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002468:	f7ff fe8a 	bl	8002180 <FLASH_WaitForLastOperation>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_FLASHEx_Erase+0xd8>)
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	4a10      	ldr	r2, [pc, #64]	@ (80024b8 <HAL_FLASHEx_Erase+0xd8>)
 8002476:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 800247a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68ba      	ldr	r2, [r7, #8]
 8002486:	601a      	str	r2, [r3, #0]
          break;
 8002488:	e00a      	b.n	80024a0 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	3301      	adds	r3, #1
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68da      	ldr	r2, [r3, #12]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	4413      	add	r3, r2
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	429a      	cmp	r2, r3
 800249e:	d3da      	bcc.n	8002456 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80024a0:	f000 f878 	bl	8002594 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80024a4:	4b03      	ldr	r3, [pc, #12]	@ (80024b4 <HAL_FLASHEx_Erase+0xd4>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	761a      	strb	r2, [r3, #24]

  return status;
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	2000000c 	.word	0x2000000c
 80024b8:	40023c00 	.word	0x40023c00

080024bc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	6039      	str	r1, [r7, #0]
 80024c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80024c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <FLASH_MassErase+0x44>)
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002500 <FLASH_MassErase+0x44>)
 80024ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80024d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <FLASH_MassErase+0x44>)
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	4a09      	ldr	r2, [pc, #36]	@ (8002500 <FLASH_MassErase+0x44>)
 80024da:	f043 0304 	orr.w	r3, r3, #4
 80024de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80024e0:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <FLASH_MassErase+0x44>)
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	4313      	orrs	r3, r2
 80024ea:	4a05      	ldr	r2, [pc, #20]	@ (8002500 <FLASH_MassErase+0x44>)
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f0:	6113      	str	r3, [r2, #16]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	40023c00 	.word	0x40023c00

08002504 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002514:	78fb      	ldrb	r3, [r7, #3]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	e010      	b.n	8002542 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d103      	bne.n	800252e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002526:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	e009      	b.n	8002542 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	2b02      	cmp	r3, #2
 8002532:	d103      	bne.n	800253c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002534:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	e002      	b.n	8002542 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800253c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002540:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002542:	4b13      	ldr	r3, [pc, #76]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002548:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800254c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800254e:	4b10      	ldr	r3, [pc, #64]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002550:	691a      	ldr	r2, [r3, #16]
 8002552:	490f      	ldr	r1, [pc, #60]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4313      	orrs	r3, r2
 8002558:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800255a:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	4a0c      	ldr	r2, [pc, #48]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002560:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8002564:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002566:	4b0a      	ldr	r3, [pc, #40]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002568:	691a      	ldr	r2, [r3, #16]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	4313      	orrs	r3, r2
 8002570:	4a07      	ldr	r2, [pc, #28]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 8002572:	f043 0302 	orr.w	r3, r3, #2
 8002576:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002578:	4b05      	ldr	r3, [pc, #20]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	4a04      	ldr	r2, [pc, #16]	@ (8002590 <FLASH_Erase_Sector+0x8c>)
 800257e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002582:	6113      	str	r3, [r2, #16]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	40023c00 	.word	0x40023c00

08002594 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002598:	4b20      	ldr	r3, [pc, #128]	@ (800261c <FLASH_FlushCaches+0x88>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d017      	beq.n	80025d4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80025a4:	4b1d      	ldr	r3, [pc, #116]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1c      	ldr	r2, [pc, #112]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80025ae:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80025b0:	4b1a      	ldr	r3, [pc, #104]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a19      	ldr	r2, [pc, #100]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	4b17      	ldr	r3, [pc, #92]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a16      	ldr	r2, [pc, #88]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80025c6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025c8:	4b14      	ldr	r3, [pc, #80]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a13      	ldr	r2, [pc, #76]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025d2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80025d4:	4b11      	ldr	r3, [pc, #68]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d017      	beq.n	8002610 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0d      	ldr	r2, [pc, #52]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80025ea:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80025ec:	4b0b      	ldr	r3, [pc, #44]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a0a      	ldr	r2, [pc, #40]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b08      	ldr	r3, [pc, #32]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a07      	ldr	r2, [pc, #28]	@ (800261c <FLASH_FlushCaches+0x88>)
 80025fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002602:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002604:	4b05      	ldr	r3, [pc, #20]	@ (800261c <FLASH_FlushCaches+0x88>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a04      	ldr	r2, [pc, #16]	@ (800261c <FLASH_FlushCaches+0x88>)
 800260a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800260e:	6013      	str	r3, [r2, #0]
  }
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	40023c00 	.word	0x40023c00

08002620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	@ 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002632:	2300      	movs	r3, #0
 8002634:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
 800263a:	e16b      	b.n	8002914 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800263c:	2201      	movs	r2, #1
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4013      	ands	r3, r2
 800264e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	429a      	cmp	r2, r3
 8002656:	f040 815a 	bne.w	800290e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f003 0303 	and.w	r3, r3, #3
 8002662:	2b01      	cmp	r3, #1
 8002664:	d005      	beq.n	8002672 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800266e:	2b02      	cmp	r3, #2
 8002670:	d130      	bne.n	80026d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	2203      	movs	r2, #3
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4313      	orrs	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	f003 0201 	and.w	r2, r3, #1
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b03      	cmp	r3, #3
 80026de:	d017      	beq.n	8002710 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	2203      	movs	r2, #3
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d123      	bne.n	8002764 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	08da      	lsrs	r2, r3, #3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3208      	adds	r2, #8
 8002724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002728:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	220f      	movs	r2, #15
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	08da      	lsrs	r2, r3, #3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3208      	adds	r2, #8
 800275e:	69b9      	ldr	r1, [r7, #24]
 8002760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	2203      	movs	r2, #3
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0203 	and.w	r2, r3, #3
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 80b4 	beq.w	800290e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	4b60      	ldr	r3, [pc, #384]	@ (800292c <HAL_GPIO_Init+0x30c>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	4a5f      	ldr	r2, [pc, #380]	@ (800292c <HAL_GPIO_Init+0x30c>)
 80027b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b6:	4b5d      	ldr	r3, [pc, #372]	@ (800292c <HAL_GPIO_Init+0x30c>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002930 <HAL_GPIO_Init+0x310>)
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	089b      	lsrs	r3, r3, #2
 80027c8:	3302      	adds	r3, #2
 80027ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	220f      	movs	r2, #15
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	43db      	mvns	r3, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4013      	ands	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a52      	ldr	r2, [pc, #328]	@ (8002934 <HAL_GPIO_Init+0x314>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d02b      	beq.n	8002846 <HAL_GPIO_Init+0x226>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a51      	ldr	r2, [pc, #324]	@ (8002938 <HAL_GPIO_Init+0x318>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d025      	beq.n	8002842 <HAL_GPIO_Init+0x222>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a50      	ldr	r2, [pc, #320]	@ (800293c <HAL_GPIO_Init+0x31c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d01f      	beq.n	800283e <HAL_GPIO_Init+0x21e>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a4f      	ldr	r2, [pc, #316]	@ (8002940 <HAL_GPIO_Init+0x320>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d019      	beq.n	800283a <HAL_GPIO_Init+0x21a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a4e      	ldr	r2, [pc, #312]	@ (8002944 <HAL_GPIO_Init+0x324>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d013      	beq.n	8002836 <HAL_GPIO_Init+0x216>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a4d      	ldr	r2, [pc, #308]	@ (8002948 <HAL_GPIO_Init+0x328>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d00d      	beq.n	8002832 <HAL_GPIO_Init+0x212>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a4c      	ldr	r2, [pc, #304]	@ (800294c <HAL_GPIO_Init+0x32c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d007      	beq.n	800282e <HAL_GPIO_Init+0x20e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a4b      	ldr	r2, [pc, #300]	@ (8002950 <HAL_GPIO_Init+0x330>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d101      	bne.n	800282a <HAL_GPIO_Init+0x20a>
 8002826:	2307      	movs	r3, #7
 8002828:	e00e      	b.n	8002848 <HAL_GPIO_Init+0x228>
 800282a:	2308      	movs	r3, #8
 800282c:	e00c      	b.n	8002848 <HAL_GPIO_Init+0x228>
 800282e:	2306      	movs	r3, #6
 8002830:	e00a      	b.n	8002848 <HAL_GPIO_Init+0x228>
 8002832:	2305      	movs	r3, #5
 8002834:	e008      	b.n	8002848 <HAL_GPIO_Init+0x228>
 8002836:	2304      	movs	r3, #4
 8002838:	e006      	b.n	8002848 <HAL_GPIO_Init+0x228>
 800283a:	2303      	movs	r3, #3
 800283c:	e004      	b.n	8002848 <HAL_GPIO_Init+0x228>
 800283e:	2302      	movs	r3, #2
 8002840:	e002      	b.n	8002848 <HAL_GPIO_Init+0x228>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_GPIO_Init+0x228>
 8002846:	2300      	movs	r3, #0
 8002848:	69fa      	ldr	r2, [r7, #28]
 800284a:	f002 0203 	and.w	r2, r2, #3
 800284e:	0092      	lsls	r2, r2, #2
 8002850:	4093      	lsls	r3, r2
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002858:	4935      	ldr	r1, [pc, #212]	@ (8002930 <HAL_GPIO_Init+0x310>)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	089b      	lsrs	r3, r3, #2
 800285e:	3302      	adds	r3, #2
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002866:	4b3b      	ldr	r3, [pc, #236]	@ (8002954 <HAL_GPIO_Init+0x334>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800288a:	4a32      	ldr	r2, [pc, #200]	@ (8002954 <HAL_GPIO_Init+0x334>)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002890:	4b30      	ldr	r3, [pc, #192]	@ (8002954 <HAL_GPIO_Init+0x334>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	43db      	mvns	r3, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4013      	ands	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028b4:	4a27      	ldr	r2, [pc, #156]	@ (8002954 <HAL_GPIO_Init+0x334>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028ba:	4b26      	ldr	r3, [pc, #152]	@ (8002954 <HAL_GPIO_Init+0x334>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028de:	4a1d      	ldr	r2, [pc, #116]	@ (8002954 <HAL_GPIO_Init+0x334>)
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002954 <HAL_GPIO_Init+0x334>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d003      	beq.n	8002908 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002908:	4a12      	ldr	r2, [pc, #72]	@ (8002954 <HAL_GPIO_Init+0x334>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3301      	adds	r3, #1
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	f67f ae90 	bls.w	800263c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	3724      	adds	r7, #36	@ 0x24
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	40013800 	.word	0x40013800
 8002934:	40020000 	.word	0x40020000
 8002938:	40020400 	.word	0x40020400
 800293c:	40020800 	.word	0x40020800
 8002940:	40020c00 	.word	0x40020c00
 8002944:	40021000 	.word	0x40021000
 8002948:	40021400 	.word	0x40021400
 800294c:	40021800 	.word	0x40021800
 8002950:	40021c00 	.word	0x40021c00
 8002954:	40013c00 	.word	0x40013c00

08002958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	807b      	strh	r3, [r7, #2]
 8002964:	4613      	mov	r3, r2
 8002966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002968:	787b      	ldrb	r3, [r7, #1]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800296e:	887a      	ldrh	r2, [r7, #2]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002974:	e003      	b.n	800297e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002976:	887b      	ldrh	r3, [r7, #2]
 8002978:	041a      	lsls	r2, r3, #16
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	619a      	str	r2, [r3, #24]
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e267      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d075      	beq.n	8002a96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029aa:	4b88      	ldr	r3, [pc, #544]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 030c 	and.w	r3, r3, #12
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d00c      	beq.n	80029d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029b6:	4b85      	ldr	r3, [pc, #532]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029be:	2b08      	cmp	r3, #8
 80029c0:	d112      	bne.n	80029e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029c2:	4b82      	ldr	r3, [pc, #520]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029ce:	d10b      	bne.n	80029e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d0:	4b7e      	ldr	r3, [pc, #504]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d05b      	beq.n	8002a94 <HAL_RCC_OscConfig+0x108>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d157      	bne.n	8002a94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e242      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f0:	d106      	bne.n	8002a00 <HAL_RCC_OscConfig+0x74>
 80029f2:	4b76      	ldr	r3, [pc, #472]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a75      	ldr	r2, [pc, #468]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 80029f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	e01d      	b.n	8002a3c <HAL_RCC_OscConfig+0xb0>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a08:	d10c      	bne.n	8002a24 <HAL_RCC_OscConfig+0x98>
 8002a0a:	4b70      	ldr	r3, [pc, #448]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6f      	ldr	r2, [pc, #444]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a14:	6013      	str	r3, [r2, #0]
 8002a16:	4b6d      	ldr	r3, [pc, #436]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6c      	ldr	r2, [pc, #432]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a20:	6013      	str	r3, [r2, #0]
 8002a22:	e00b      	b.n	8002a3c <HAL_RCC_OscConfig+0xb0>
 8002a24:	4b69      	ldr	r3, [pc, #420]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a68      	ldr	r2, [pc, #416]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a2e:	6013      	str	r3, [r2, #0]
 8002a30:	4b66      	ldr	r3, [pc, #408]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a65      	ldr	r2, [pc, #404]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d013      	beq.n	8002a6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7ff f944 	bl	8001cd0 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a4c:	f7ff f940 	bl	8001cd0 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	@ 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e207      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d0f0      	beq.n	8002a4c <HAL_RCC_OscConfig+0xc0>
 8002a6a:	e014      	b.n	8002a96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6c:	f7ff f930 	bl	8001cd0 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a74:	f7ff f92c 	bl	8001cd0 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b64      	cmp	r3, #100	@ 0x64
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e1f3      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a86:	4b51      	ldr	r3, [pc, #324]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1f0      	bne.n	8002a74 <HAL_RCC_OscConfig+0xe8>
 8002a92:	e000      	b.n	8002a96 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d063      	beq.n	8002b6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d00b      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aae:	4b47      	ldr	r3, [pc, #284]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ab6:	2b08      	cmp	r3, #8
 8002ab8:	d11c      	bne.n	8002af4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aba:	4b44      	ldr	r3, [pc, #272]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d116      	bne.n	8002af4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ac6:	4b41      	ldr	r3, [pc, #260]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d005      	beq.n	8002ade <HAL_RCC_OscConfig+0x152>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d001      	beq.n	8002ade <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e1c7      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ade:	4b3b      	ldr	r3, [pc, #236]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	4937      	ldr	r1, [pc, #220]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002af2:	e03a      	b.n	8002b6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d020      	beq.n	8002b3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002afc:	4b34      	ldr	r3, [pc, #208]	@ (8002bd0 <HAL_RCC_OscConfig+0x244>)
 8002afe:	2201      	movs	r2, #1
 8002b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7ff f8e5 	bl	8001cd0 <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b0a:	f7ff f8e1 	bl	8001cd0 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e1a8      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0f0      	beq.n	8002b0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b28:	4b28      	ldr	r3, [pc, #160]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4925      	ldr	r1, [pc, #148]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	600b      	str	r3, [r1, #0]
 8002b3c:	e015      	b.n	8002b6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b3e:	4b24      	ldr	r3, [pc, #144]	@ (8002bd0 <HAL_RCC_OscConfig+0x244>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b44:	f7ff f8c4 	bl	8001cd0 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b4c:	f7ff f8c0 	bl	8001cd0 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e187      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d036      	beq.n	8002be4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d016      	beq.n	8002bac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b7e:	4b15      	ldr	r3, [pc, #84]	@ (8002bd4 <HAL_RCC_OscConfig+0x248>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b84:	f7ff f8a4 	bl	8001cd0 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b8c:	f7ff f8a0 	bl	8001cd0 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e167      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <HAL_RCC_OscConfig+0x240>)
 8002ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0f0      	beq.n	8002b8c <HAL_RCC_OscConfig+0x200>
 8002baa:	e01b      	b.n	8002be4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bac:	4b09      	ldr	r3, [pc, #36]	@ (8002bd4 <HAL_RCC_OscConfig+0x248>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb2:	f7ff f88d 	bl	8001cd0 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb8:	e00e      	b.n	8002bd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bba:	f7ff f889 	bl	8001cd0 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d907      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e150      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	42470000 	.word	0x42470000
 8002bd4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd8:	4b88      	ldr	r3, [pc, #544]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002bda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1ea      	bne.n	8002bba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8097 	beq.w	8002d20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bf6:	4b81      	ldr	r3, [pc, #516]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10f      	bne.n	8002c22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	4b7d      	ldr	r3, [pc, #500]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0a:	4a7c      	ldr	r2, [pc, #496]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c12:	4b7a      	ldr	r3, [pc, #488]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c22:	4b77      	ldr	r3, [pc, #476]	@ (8002e00 <HAL_RCC_OscConfig+0x474>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d118      	bne.n	8002c60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c2e:	4b74      	ldr	r3, [pc, #464]	@ (8002e00 <HAL_RCC_OscConfig+0x474>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a73      	ldr	r2, [pc, #460]	@ (8002e00 <HAL_RCC_OscConfig+0x474>)
 8002c34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c3a:	f7ff f849 	bl	8001cd0 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c42:	f7ff f845 	bl	8001cd0 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e10c      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c54:	4b6a      	ldr	r3, [pc, #424]	@ (8002e00 <HAL_RCC_OscConfig+0x474>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f0      	beq.n	8002c42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d106      	bne.n	8002c76 <HAL_RCC_OscConfig+0x2ea>
 8002c68:	4b64      	ldr	r3, [pc, #400]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6c:	4a63      	ldr	r2, [pc, #396]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c6e:	f043 0301 	orr.w	r3, r3, #1
 8002c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c74:	e01c      	b.n	8002cb0 <HAL_RCC_OscConfig+0x324>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b05      	cmp	r3, #5
 8002c7c:	d10c      	bne.n	8002c98 <HAL_RCC_OscConfig+0x30c>
 8002c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c82:	4a5e      	ldr	r2, [pc, #376]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c84:	f043 0304 	orr.w	r3, r3, #4
 8002c88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c8a:	4b5c      	ldr	r3, [pc, #368]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c96:	e00b      	b.n	8002cb0 <HAL_RCC_OscConfig+0x324>
 8002c98:	4b58      	ldr	r3, [pc, #352]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9c:	4a57      	ldr	r2, [pc, #348]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002c9e:	f023 0301 	bic.w	r3, r3, #1
 8002ca2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ca4:	4b55      	ldr	r3, [pc, #340]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca8:	4a54      	ldr	r2, [pc, #336]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002caa:	f023 0304 	bic.w	r3, r3, #4
 8002cae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d015      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb8:	f7ff f80a 	bl	8001cd0 <HAL_GetTick>
 8002cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc0:	f7ff f806 	bl	8001cd0 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e0cb      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd6:	4b49      	ldr	r3, [pc, #292]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0ee      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x334>
 8002ce2:	e014      	b.n	8002d0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce4:	f7fe fff4 	bl	8001cd0 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cea:	e00a      	b.n	8002d02 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cec:	f7fe fff0 	bl	8001cd0 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e0b5      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d02:	4b3e      	ldr	r3, [pc, #248]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1ee      	bne.n	8002cec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d0e:	7dfb      	ldrb	r3, [r7, #23]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d105      	bne.n	8002d20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d14:	4b39      	ldr	r3, [pc, #228]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	4a38      	ldr	r2, [pc, #224]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80a1 	beq.w	8002e6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d2a:	4b34      	ldr	r3, [pc, #208]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 030c 	and.w	r3, r3, #12
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d05c      	beq.n	8002df0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d141      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3e:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <HAL_RCC_OscConfig+0x478>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d44:	f7fe ffc4 	bl	8001cd0 <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4c:	f7fe ffc0 	bl	8001cd0 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e087      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d5e:	4b27      	ldr	r3, [pc, #156]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	019b      	lsls	r3, r3, #6
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d80:	085b      	lsrs	r3, r3, #1
 8002d82:	3b01      	subs	r3, #1
 8002d84:	041b      	lsls	r3, r3, #16
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8c:	061b      	lsls	r3, r3, #24
 8002d8e:	491b      	ldr	r1, [pc, #108]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d94:	4b1b      	ldr	r3, [pc, #108]	@ (8002e04 <HAL_RCC_OscConfig+0x478>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9a:	f7fe ff99 	bl	8001cd0 <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da2:	f7fe ff95 	bl	8001cd0 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e05c      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db4:	4b11      	ldr	r3, [pc, #68]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0f0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x416>
 8002dc0:	e054      	b.n	8002e6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <HAL_RCC_OscConfig+0x478>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe ff82 	bl	8001cd0 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd0:	f7fe ff7e 	bl	8001cd0 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e045      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002de2:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_RCC_OscConfig+0x470>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x444>
 8002dee:	e03d      	b.n	8002e6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d107      	bne.n	8002e08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e038      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40007000 	.word	0x40007000
 8002e04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e08:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x4ec>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d028      	beq.n	8002e68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d121      	bne.n	8002e68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d11a      	bne.n	8002e68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e38:	4013      	ands	r3, r2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d111      	bne.n	8002e68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4e:	085b      	lsrs	r3, r3, #1
 8002e50:	3b01      	subs	r3, #1
 8002e52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d107      	bne.n	8002e68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d001      	beq.n	8002e6c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e000      	b.n	8002e6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800

08002e7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0cc      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e90:	4b68      	ldr	r3, [pc, #416]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d90c      	bls.n	8002eb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9e:	4b65      	ldr	r3, [pc, #404]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea6:	4b63      	ldr	r3, [pc, #396]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e0b8      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d020      	beq.n	8002f06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed0:	4b59      	ldr	r3, [pc, #356]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	4a58      	ldr	r2, [pc, #352]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002eda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d005      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ee8:	4b53      	ldr	r3, [pc, #332]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	4a52      	ldr	r2, [pc, #328]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ef2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef4:	4b50      	ldr	r3, [pc, #320]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	494d      	ldr	r1, [pc, #308]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d044      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d107      	bne.n	8002f2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1a:	4b47      	ldr	r3, [pc, #284]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d119      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e07f      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d003      	beq.n	8002f3a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d109      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e06f      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e067      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f5a:	4b37      	ldr	r3, [pc, #220]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f023 0203 	bic.w	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4934      	ldr	r1, [pc, #208]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f6c:	f7fe feb0 	bl	8001cd0 <HAL_GetTick>
 8002f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f72:	e00a      	b.n	8002f8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f74:	f7fe feac 	bl	8001cd0 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e04f      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 020c 	and.w	r2, r3, #12
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d1eb      	bne.n	8002f74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f9c:	4b25      	ldr	r3, [pc, #148]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d20c      	bcs.n	8002fc4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002faa:	4b22      	ldr	r3, [pc, #136]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb2:	4b20      	ldr	r3, [pc, #128]	@ (8003034 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d001      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e032      	b.n	800302a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d008      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd0:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	4916      	ldr	r1, [pc, #88]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0308 	and.w	r3, r3, #8
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d009      	beq.n	8003002 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fee:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	490e      	ldr	r1, [pc, #56]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003002:	f000 f821 	bl	8003048 <HAL_RCC_GetSysClockFreq>
 8003006:	4602      	mov	r2, r0
 8003008:	4b0b      	ldr	r3, [pc, #44]	@ (8003038 <HAL_RCC_ClockConfig+0x1bc>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	091b      	lsrs	r3, r3, #4
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	490a      	ldr	r1, [pc, #40]	@ (800303c <HAL_RCC_ClockConfig+0x1c0>)
 8003014:	5ccb      	ldrb	r3, [r1, r3]
 8003016:	fa22 f303 	lsr.w	r3, r2, r3
 800301a:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <HAL_RCC_ClockConfig+0x1c4>)
 800301c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800301e:	4b09      	ldr	r3, [pc, #36]	@ (8003044 <HAL_RCC_ClockConfig+0x1c8>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f7fe fe10 	bl	8001c48 <HAL_InitTick>

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40023c00 	.word	0x40023c00
 8003038:	40023800 	.word	0x40023800
 800303c:	080063d4 	.word	0x080063d4
 8003040:	20000000 	.word	0x20000000
 8003044:	20000004 	.word	0x20000004

08003048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800304c:	b094      	sub	sp, #80	@ 0x50
 800304e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003058:	2300      	movs	r3, #0
 800305a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800305c:	2300      	movs	r3, #0
 800305e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003060:	4b79      	ldr	r3, [pc, #484]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 030c 	and.w	r3, r3, #12
 8003068:	2b08      	cmp	r3, #8
 800306a:	d00d      	beq.n	8003088 <HAL_RCC_GetSysClockFreq+0x40>
 800306c:	2b08      	cmp	r3, #8
 800306e:	f200 80e1 	bhi.w	8003234 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0x34>
 8003076:	2b04      	cmp	r3, #4
 8003078:	d003      	beq.n	8003082 <HAL_RCC_GetSysClockFreq+0x3a>
 800307a:	e0db      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800307c:	4b73      	ldr	r3, [pc, #460]	@ (800324c <HAL_RCC_GetSysClockFreq+0x204>)
 800307e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003080:	e0db      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003082:	4b73      	ldr	r3, [pc, #460]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x208>)
 8003084:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003086:	e0d8      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003088:	4b6f      	ldr	r3, [pc, #444]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003090:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003092:	4b6d      	ldr	r3, [pc, #436]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d063      	beq.n	8003166 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800309e:	4b6a      	ldr	r3, [pc, #424]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	099b      	lsrs	r3, r3, #6
 80030a4:	2200      	movs	r2, #0
 80030a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80030b2:	2300      	movs	r3, #0
 80030b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80030b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030ba:	4622      	mov	r2, r4
 80030bc:	462b      	mov	r3, r5
 80030be:	f04f 0000 	mov.w	r0, #0
 80030c2:	f04f 0100 	mov.w	r1, #0
 80030c6:	0159      	lsls	r1, r3, #5
 80030c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030cc:	0150      	lsls	r0, r2, #5
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4621      	mov	r1, r4
 80030d4:	1a51      	subs	r1, r2, r1
 80030d6:	6139      	str	r1, [r7, #16]
 80030d8:	4629      	mov	r1, r5
 80030da:	eb63 0301 	sbc.w	r3, r3, r1
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	f04f 0300 	mov.w	r3, #0
 80030e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030ec:	4659      	mov	r1, fp
 80030ee:	018b      	lsls	r3, r1, #6
 80030f0:	4651      	mov	r1, sl
 80030f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030f6:	4651      	mov	r1, sl
 80030f8:	018a      	lsls	r2, r1, #6
 80030fa:	4651      	mov	r1, sl
 80030fc:	ebb2 0801 	subs.w	r8, r2, r1
 8003100:	4659      	mov	r1, fp
 8003102:	eb63 0901 	sbc.w	r9, r3, r1
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800311a:	4690      	mov	r8, r2
 800311c:	4699      	mov	r9, r3
 800311e:	4623      	mov	r3, r4
 8003120:	eb18 0303 	adds.w	r3, r8, r3
 8003124:	60bb      	str	r3, [r7, #8]
 8003126:	462b      	mov	r3, r5
 8003128:	eb49 0303 	adc.w	r3, r9, r3
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	f04f 0300 	mov.w	r3, #0
 8003136:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800313a:	4629      	mov	r1, r5
 800313c:	024b      	lsls	r3, r1, #9
 800313e:	4621      	mov	r1, r4
 8003140:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003144:	4621      	mov	r1, r4
 8003146:	024a      	lsls	r2, r1, #9
 8003148:	4610      	mov	r0, r2
 800314a:	4619      	mov	r1, r3
 800314c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800314e:	2200      	movs	r2, #0
 8003150:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003152:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003154:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003158:	f7fd f8a2 	bl	80002a0 <__aeabi_uldivmod>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4613      	mov	r3, r2
 8003162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003164:	e058      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003166:	4b38      	ldr	r3, [pc, #224]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	099b      	lsrs	r3, r3, #6
 800316c:	2200      	movs	r2, #0
 800316e:	4618      	mov	r0, r3
 8003170:	4611      	mov	r1, r2
 8003172:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003176:	623b      	str	r3, [r7, #32]
 8003178:	2300      	movs	r3, #0
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
 800317c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003180:	4642      	mov	r2, r8
 8003182:	464b      	mov	r3, r9
 8003184:	f04f 0000 	mov.w	r0, #0
 8003188:	f04f 0100 	mov.w	r1, #0
 800318c:	0159      	lsls	r1, r3, #5
 800318e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003192:	0150      	lsls	r0, r2, #5
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4641      	mov	r1, r8
 800319a:	ebb2 0a01 	subs.w	sl, r2, r1
 800319e:	4649      	mov	r1, r9
 80031a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031b8:	ebb2 040a 	subs.w	r4, r2, sl
 80031bc:	eb63 050b 	sbc.w	r5, r3, fp
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	00eb      	lsls	r3, r5, #3
 80031ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ce:	00e2      	lsls	r2, r4, #3
 80031d0:	4614      	mov	r4, r2
 80031d2:	461d      	mov	r5, r3
 80031d4:	4643      	mov	r3, r8
 80031d6:	18e3      	adds	r3, r4, r3
 80031d8:	603b      	str	r3, [r7, #0]
 80031da:	464b      	mov	r3, r9
 80031dc:	eb45 0303 	adc.w	r3, r5, r3
 80031e0:	607b      	str	r3, [r7, #4]
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031ee:	4629      	mov	r1, r5
 80031f0:	028b      	lsls	r3, r1, #10
 80031f2:	4621      	mov	r1, r4
 80031f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031f8:	4621      	mov	r1, r4
 80031fa:	028a      	lsls	r2, r1, #10
 80031fc:	4610      	mov	r0, r2
 80031fe:	4619      	mov	r1, r3
 8003200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003202:	2200      	movs	r2, #0
 8003204:	61bb      	str	r3, [r7, #24]
 8003206:	61fa      	str	r2, [r7, #28]
 8003208:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800320c:	f7fd f848 	bl	80002a0 <__aeabi_uldivmod>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	4613      	mov	r3, r2
 8003216:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003218:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <HAL_RCC_GetSysClockFreq+0x200>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	0c1b      	lsrs	r3, r3, #16
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	3301      	adds	r3, #1
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003228:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800322a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800322c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003230:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003232:	e002      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003234:	4b05      	ldr	r3, [pc, #20]	@ (800324c <HAL_RCC_GetSysClockFreq+0x204>)
 8003236:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003238:	bf00      	nop
    }
  }
  return sysclockfreq;
 800323a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800323c:	4618      	mov	r0, r3
 800323e:	3750      	adds	r7, #80	@ 0x50
 8003240:	46bd      	mov	sp, r7
 8003242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	00f42400 	.word	0x00f42400
 8003250:	007a1200 	.word	0x007a1200

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003258:	4b03      	ldr	r3, [pc, #12]	@ (8003268 <HAL_RCC_GetHCLKFreq+0x14>)
 800325a:	681b      	ldr	r3, [r3, #0]
}
 800325c:	4618      	mov	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000000 	.word	0x20000000

0800326c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003270:	f7ff fff0 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0a9b      	lsrs	r3, r3, #10
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	@ (8003290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	080063e4 	.word	0x080063e4

08003294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003298:	f7ff ffdc 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	@ (80032b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	0b5b      	lsrs	r3, r3, #13
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	@ (80032b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40023800 	.word	0x40023800
 80032b8:	080063e4 	.word	0x080063e4

080032bc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032c4:	2300      	movs	r3, #0
 80032c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80032c8:	2300      	movs	r3, #0
 80032ca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d105      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d035      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032e4:	4b62      	ldr	r3, [pc, #392]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80032ea:	f7fe fcf1 	bl	8001cd0 <HAL_GetTick>
 80032ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032f0:	e008      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032f2:	f7fe fced 	bl	8001cd0 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e0b0      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003304:	4b5b      	ldr	r3, [pc, #364]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	019a      	lsls	r2, r3, #6
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	071b      	lsls	r3, r3, #28
 800331c:	4955      	ldr	r1, [pc, #340]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003324:	4b52      	ldr	r3, [pc, #328]	@ (8003470 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003326:	2201      	movs	r2, #1
 8003328:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800332a:	f7fe fcd1 	bl	8001cd0 <HAL_GetTick>
 800332e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003330:	e008      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003332:	f7fe fccd 	bl	8001cd0 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e090      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003344:	4b4b      	ldr	r3, [pc, #300]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0f0      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 8083 	beq.w	8003464 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	4b44      	ldr	r3, [pc, #272]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	4a43      	ldr	r2, [pc, #268]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800336c:	6413      	str	r3, [r2, #64]	@ 0x40
 800336e:	4b41      	ldr	r3, [pc, #260]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800337a:	4b3f      	ldr	r3, [pc, #252]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a3e      	ldr	r2, [pc, #248]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003384:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003386:	f7fe fca3 	bl	8001cd0 <HAL_GetTick>
 800338a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800338e:	f7fe fc9f 	bl	8001cd0 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e062      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80033a0:	4b35      	ldr	r3, [pc, #212]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f0      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033ac:	4b31      	ldr	r3, [pc, #196]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033b4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d02f      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d028      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033d2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033d4:	4b29      	ldr	r3, [pc, #164]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033da:	4b28      	ldr	r3, [pc, #160]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033e0:	4a24      	ldr	r2, [pc, #144]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033e6:	4b23      	ldr	r3, [pc, #140]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80033e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d114      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033f2:	f7fe fc6d 	bl	8001cd0 <HAL_GetTick>
 80033f6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f8:	e00a      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fa:	f7fe fc69 	bl	8001cd0 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003408:	4293      	cmp	r3, r2
 800340a:	d901      	bls.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e02a      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003410:	4b18      	ldr	r3, [pc, #96]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0ee      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003428:	d10d      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800342a:	4b12      	ldr	r3, [pc, #72]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800343a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343e:	490d      	ldr	r1, [pc, #52]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003440:	4313      	orrs	r3, r2
 8003442:	608b      	str	r3, [r1, #8]
 8003444:	e005      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003446:	4b0b      	ldr	r3, [pc, #44]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	4a0a      	ldr	r2, [pc, #40]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800344c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003450:	6093      	str	r3, [r2, #8]
 8003452:	4b08      	ldr	r3, [pc, #32]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003454:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345e:	4905      	ldr	r1, [pc, #20]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003460:	4313      	orrs	r3, r2
 8003462:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	42470068 	.word	0x42470068
 8003474:	40023800 	.word	0x40023800
 8003478:	40007000 	.word	0x40007000
 800347c:	42470e40 	.word	0x42470e40

08003480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e041      	b.n	8003516 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d106      	bne.n	80034ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7fe f98c 	bl	80017c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	3304      	adds	r3, #4
 80034bc:	4619      	mov	r1, r3
 80034be:	4610      	mov	r0, r2
 80034c0:	f000 f9be 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b082      	sub	sp, #8
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e041      	b.n	80035b4 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7fe f8bf 	bl	80016c8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2202      	movs	r2, #2
 800354e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	4619      	mov	r1, r3
 800355c:	4610      	mov	r0, r2
 800355e:	f000 f96f 	bl	8003840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3708      	adds	r7, #8
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e097      	b.n	8003700 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d106      	bne.n	80035ea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7fd fefb 	bl	80013e0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2202      	movs	r2, #2
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003600:	f023 0307 	bic.w	r3, r3, #7
 8003604:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	4619      	mov	r1, r3
 8003610:	4610      	mov	r0, r2
 8003612:	f000 f915 	bl	8003840 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800363e:	f023 0303 	bic.w	r3, r3, #3
 8003642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	4313      	orrs	r3, r2
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800365c:	f023 030c 	bic.w	r3, r3, #12
 8003660:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003668:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800366c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	4313      	orrs	r3, r2
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	011a      	lsls	r2, r3, #4
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	031b      	lsls	r3, r3, #12
 800368c:	4313      	orrs	r3, r2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800369a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80036a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	4313      	orrs	r3, r2
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	697a      	ldr	r2, [r7, #20]
 80036bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3718      	adds	r7, #24
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003722:	2302      	movs	r3, #2
 8003724:	e088      	b.n	8003838 <HAL_TIM_IC_ConfigChannel+0x130>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d11b      	bne.n	800376c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003744:	f000 f922 	bl	800398c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	699a      	ldr	r2, [r3, #24]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 020c 	bic.w	r2, r2, #12
 8003756:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6999      	ldr	r1, [r3, #24]
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	619a      	str	r2, [r3, #24]
 800376a:	e060      	b.n	800382e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b04      	cmp	r3, #4
 8003770:	d11c      	bne.n	80037ac <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003782:	f000 f977 	bl	8003a74 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699a      	ldr	r2, [r3, #24]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003794:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6999      	ldr	r1, [r3, #24]
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	021a      	lsls	r2, r3, #8
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	619a      	str	r2, [r3, #24]
 80037aa:	e040      	b.n	800382e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d11b      	bne.n	80037ea <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80037c2:	f000 f994 	bl	8003aee <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69da      	ldr	r2, [r3, #28]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 020c 	bic.w	r2, r2, #12
 80037d4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	69d9      	ldr	r1, [r3, #28]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	61da      	str	r2, [r3, #28]
 80037e8:	e021      	b.n	800382e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b0c      	cmp	r3, #12
 80037ee:	d11c      	bne.n	800382a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003800:	f000 f9b1 	bl	8003b66 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	69da      	ldr	r2, [r3, #28]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003812:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	69d9      	ldr	r1, [r3, #28]
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	021a      	lsls	r2, r3, #8
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	61da      	str	r2, [r3, #28]
 8003828:	e001      	b.n	800382e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003836:	7dfb      	ldrb	r3, [r7, #23]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a43      	ldr	r2, [pc, #268]	@ (8003960 <TIM_Base_SetConfig+0x120>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d013      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800385e:	d00f      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a40      	ldr	r2, [pc, #256]	@ (8003964 <TIM_Base_SetConfig+0x124>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d00b      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a3f      	ldr	r2, [pc, #252]	@ (8003968 <TIM_Base_SetConfig+0x128>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d007      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a3e      	ldr	r2, [pc, #248]	@ (800396c <TIM_Base_SetConfig+0x12c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d003      	beq.n	8003880 <TIM_Base_SetConfig+0x40>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a3d      	ldr	r2, [pc, #244]	@ (8003970 <TIM_Base_SetConfig+0x130>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d108      	bne.n	8003892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a32      	ldr	r2, [pc, #200]	@ (8003960 <TIM_Base_SetConfig+0x120>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d02b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a0:	d027      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a2f      	ldr	r2, [pc, #188]	@ (8003964 <TIM_Base_SetConfig+0x124>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d023      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a2e      	ldr	r2, [pc, #184]	@ (8003968 <TIM_Base_SetConfig+0x128>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d01f      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a2d      	ldr	r2, [pc, #180]	@ (800396c <TIM_Base_SetConfig+0x12c>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003970 <TIM_Base_SetConfig+0x130>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d017      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003974 <TIM_Base_SetConfig+0x134>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d013      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003978 <TIM_Base_SetConfig+0x138>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d00f      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a29      	ldr	r2, [pc, #164]	@ (800397c <TIM_Base_SetConfig+0x13c>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00b      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a28      	ldr	r2, [pc, #160]	@ (8003980 <TIM_Base_SetConfig+0x140>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d007      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a27      	ldr	r2, [pc, #156]	@ (8003984 <TIM_Base_SetConfig+0x144>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d003      	beq.n	80038f2 <TIM_Base_SetConfig+0xb2>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a26      	ldr	r2, [pc, #152]	@ (8003988 <TIM_Base_SetConfig+0x148>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d108      	bne.n	8003904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	4313      	orrs	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a0e      	ldr	r2, [pc, #56]	@ (8003960 <TIM_Base_SetConfig+0x120>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d003      	beq.n	8003932 <TIM_Base_SetConfig+0xf2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a10      	ldr	r2, [pc, #64]	@ (8003970 <TIM_Base_SetConfig+0x130>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d103      	bne.n	800393a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f043 0204 	orr.w	r2, r3, #4
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	601a      	str	r2, [r3, #0]
}
 8003952:	bf00      	nop
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	40010000 	.word	0x40010000
 8003964:	40000400 	.word	0x40000400
 8003968:	40000800 	.word	0x40000800
 800396c:	40000c00 	.word	0x40000c00
 8003970:	40010400 	.word	0x40010400
 8003974:	40014000 	.word	0x40014000
 8003978:	40014400 	.word	0x40014400
 800397c:	40014800 	.word	0x40014800
 8003980:	40001800 	.word	0x40001800
 8003984:	40001c00 	.word	0x40001c00
 8003988:	40002000 	.word	0x40002000

0800398c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800398c:	b480      	push	{r7}
 800398e:	b087      	sub	sp, #28
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	f023 0201 	bic.w	r2, r3, #1
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	4a28      	ldr	r2, [pc, #160]	@ (8003a58 <TIM_TI1_SetConfig+0xcc>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01b      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c0:	d017      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	4a25      	ldr	r2, [pc, #148]	@ (8003a5c <TIM_TI1_SetConfig+0xd0>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d013      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a24      	ldr	r2, [pc, #144]	@ (8003a60 <TIM_TI1_SetConfig+0xd4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00f      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4a23      	ldr	r2, [pc, #140]	@ (8003a64 <TIM_TI1_SetConfig+0xd8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4a22      	ldr	r2, [pc, #136]	@ (8003a68 <TIM_TI1_SetConfig+0xdc>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4a21      	ldr	r2, [pc, #132]	@ (8003a6c <TIM_TI1_SetConfig+0xe0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_TI1_SetConfig+0x66>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4a20      	ldr	r2, [pc, #128]	@ (8003a70 <TIM_TI1_SetConfig+0xe4>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d101      	bne.n	80039f6 <TIM_TI1_SetConfig+0x6a>
 80039f2:	2301      	movs	r3, #1
 80039f4:	e000      	b.n	80039f8 <TIM_TI1_SetConfig+0x6c>
 80039f6:	2300      	movs	r3, #0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d008      	beq.n	8003a0e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f023 0303 	bic.w	r3, r3, #3
 8003a02:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	e003      	b.n	8003a16 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f023 030a 	bic.w	r3, r3, #10
 8003a30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f003 030a 	and.w	r3, r3, #10
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	621a      	str	r2, [r3, #32]
}
 8003a4a:	bf00      	nop
 8003a4c:	371c      	adds	r7, #28
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40000800 	.word	0x40000800
 8003a64:	40000c00 	.word	0x40000c00
 8003a68:	40010400 	.word	0x40010400
 8003a6c:	40014000 	.word	0x40014000
 8003a70:	40001800 	.word	0x40001800

08003a74 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	f023 0210 	bic.w	r2, r3, #16
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	021b      	lsls	r3, r3, #8
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	031b      	lsls	r3, r3, #12
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ac6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b087      	sub	sp, #28
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
 8003afa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f023 0303 	bic.w	r3, r3, #3
 8003b1a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b2a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8003b3e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	621a      	str	r2, [r3, #32]
}
 8003b5a:	bf00      	nop
 8003b5c:	371c      	adds	r7, #28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b087      	sub	sp, #28
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	607a      	str	r2, [r7, #4]
 8003b72:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b92:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	021b      	lsls	r3, r3, #8
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ba4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	031b      	lsls	r3, r3, #12
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8003bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	031b      	lsls	r3, r3, #12
 8003bbe:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	697a      	ldr	r2, [r7, #20]
 8003bd2:	621a      	str	r2, [r3, #32]
}
 8003bd4:	bf00      	nop
 8003bd6:	371c      	adds	r7, #28
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e05a      	b.n	8003cae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2202      	movs	r2, #2
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a21      	ldr	r2, [pc, #132]	@ (8003cbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d022      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c44:	d01d      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d018      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d013      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a1a      	ldr	r2, [pc, #104]	@ (8003cc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d00e      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a18      	ldr	r2, [pc, #96]	@ (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d009      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a17      	ldr	r2, [pc, #92]	@ (8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d004      	beq.n	8003c82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a15      	ldr	r2, [pc, #84]	@ (8003cd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d10c      	bne.n	8003c9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3714      	adds	r7, #20
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40010000 	.word	0x40010000
 8003cc0:	40000400 	.word	0x40000400
 8003cc4:	40000800 	.word	0x40000800
 8003cc8:	40000c00 	.word	0x40000c00
 8003ccc:	40010400 	.word	0x40010400
 8003cd0:	40014000 	.word	0x40014000
 8003cd4:	40001800 	.word	0x40001800

08003cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e042      	b.n	8003d70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fd fdf4 	bl	80018ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2224      	movs	r2, #36	@ 0x24
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 fe15 	bl	800494c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	@ 0x28
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	4613      	mov	r3, r2
 8003d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	d175      	bne.n	8003e84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_UART_Transmit+0x2c>
 8003d9e:	88fb      	ldrh	r3, [r7, #6]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e06e      	b.n	8003e86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2221      	movs	r2, #33	@ 0x21
 8003db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003db6:	f7fd ff8b 	bl	8001cd0 <HAL_GetTick>
 8003dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	88fa      	ldrh	r2, [r7, #6]
 8003dc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	88fa      	ldrh	r2, [r7, #6]
 8003dc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dd0:	d108      	bne.n	8003de4 <HAL_UART_Transmit+0x6c>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d104      	bne.n	8003de4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	61bb      	str	r3, [r7, #24]
 8003de2:	e003      	b.n	8003dec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003de8:	2300      	movs	r3, #0
 8003dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dec:	e02e      	b.n	8003e4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2200      	movs	r2, #0
 8003df6:	2180      	movs	r1, #128	@ 0x80
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fbb3 	bl	8004564 <UART_WaitOnFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d005      	beq.n	8003e10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e03a      	b.n	8003e86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10b      	bne.n	8003e2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	3302      	adds	r3, #2
 8003e2a:	61bb      	str	r3, [r7, #24]
 8003e2c:	e007      	b.n	8003e3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	781a      	ldrb	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1cb      	bne.n	8003dee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2140      	movs	r1, #64	@ 0x40
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fb7f 	bl	8004564 <UART_WaitOnFlagUntilTimeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e006      	b.n	8003e86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e80:	2300      	movs	r3, #0
 8003e82:	e000      	b.n	8003e86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e84:	2302      	movs	r3, #2
  }
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3720      	adds	r7, #32
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b08a      	sub	sp, #40	@ 0x28
 8003e92:	af02      	add	r7, sp, #8
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	603b      	str	r3, [r7, #0]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	f040 8081 	bne.w	8003fb2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d002      	beq.n	8003ebc <HAL_UART_Receive+0x2e>
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e079      	b.n	8003fb4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2222      	movs	r2, #34	@ 0x22
 8003eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ed4:	f7fd fefc 	bl	8001cd0 <HAL_GetTick>
 8003ed8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	88fa      	ldrh	r2, [r7, #6]
 8003ede:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	88fa      	ldrh	r2, [r7, #6]
 8003ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eee:	d108      	bne.n	8003f02 <HAL_UART_Receive+0x74>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d104      	bne.n	8003f02 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	61bb      	str	r3, [r7, #24]
 8003f00:	e003      	b.n	8003f0a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f06:	2300      	movs	r3, #0
 8003f08:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003f0a:	e047      	b.n	8003f9c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	2200      	movs	r2, #0
 8003f14:	2120      	movs	r1, #32
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 fb24 	bl	8004564 <UART_WaitOnFlagUntilTimeout>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e042      	b.n	8003fb4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10c      	bne.n	8003f4e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	3302      	adds	r3, #2
 8003f4a:	61bb      	str	r3, [r7, #24]
 8003f4c:	e01f      	b.n	8003f8e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f56:	d007      	beq.n	8003f68 <HAL_UART_Receive+0xda>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10a      	bne.n	8003f76 <HAL_UART_Receive+0xe8>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d106      	bne.n	8003f76 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	701a      	strb	r2, [r3, #0]
 8003f74:	e008      	b.n	8003f88 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1b2      	bne.n	8003f0c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e000      	b.n	8003fb4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003fb2:	2302      	movs	r3, #2
  }
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3720      	adds	r7, #32
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ffa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10f      	bne.n	8004022 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b00      	cmp	r3, #0
 800400c:	d009      	beq.n	8004022 <HAL_UART_IRQHandler+0x66>
 800400e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004012:	f003 0320 	and.w	r3, r3, #32
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fbd7 	bl	80047ce <UART_Receive_IT>
      return;
 8004020:	e273      	b.n	800450a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004022:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80de 	beq.w	80041e8 <HAL_UART_IRQHandler+0x22c>
 800402c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800403c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 80d1 	beq.w	80041e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00b      	beq.n	800406a <HAL_UART_IRQHandler+0xae>
 8004052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405a:	2b00      	cmp	r3, #0
 800405c:	d005      	beq.n	800406a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004062:	f043 0201 	orr.w	r2, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800406a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_UART_IRQHandler+0xd2>
 8004076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004086:	f043 0202 	orr.w	r2, r3, #2
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800408e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_UART_IRQHandler+0xf6>
 800409a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040aa:	f043 0204 	orr.w	r2, r3, #4
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80040b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040b6:	f003 0308 	and.w	r3, r3, #8
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d011      	beq.n	80040e2 <HAL_UART_IRQHandler+0x126>
 80040be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040c2:	f003 0320 	and.w	r3, r3, #32
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d105      	bne.n	80040d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80040ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d005      	beq.n	80040e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040da:	f043 0208 	orr.w	r2, r3, #8
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 820a 	beq.w	8004500 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_UART_IRQHandler+0x14e>
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fc:	f003 0320 	and.w	r3, r3, #32
 8004100:	2b00      	cmp	r3, #0
 8004102:	d002      	beq.n	800410a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fb62 	bl	80047ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004114:	2b40      	cmp	r3, #64	@ 0x40
 8004116:	bf0c      	ite	eq
 8004118:	2301      	moveq	r3, #1
 800411a:	2300      	movne	r3, #0
 800411c:	b2db      	uxtb	r3, r3
 800411e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d103      	bne.n	8004136 <HAL_UART_IRQHandler+0x17a>
 800412e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d04f      	beq.n	80041d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 fa6d 	bl	8004616 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004146:	2b40      	cmp	r3, #64	@ 0x40
 8004148:	d141      	bne.n	80041ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	3314      	adds	r3, #20
 8004150:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004160:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3314      	adds	r3, #20
 8004172:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004176:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800417a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004182:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004186:	e841 2300 	strex	r3, r2, [r1]
 800418a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800418e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1d9      	bne.n	800414a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800419a:	2b00      	cmp	r3, #0
 800419c:	d013      	beq.n	80041c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a2:	4a8a      	ldr	r2, [pc, #552]	@ (80043cc <HAL_UART_IRQHandler+0x410>)
 80041a4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fd ff41 	bl	8002032 <HAL_DMA_Abort_IT>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d016      	beq.n	80041e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80041c0:	4610      	mov	r0, r2
 80041c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c4:	e00e      	b.n	80041e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 f9b6 	bl	8004538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041cc:	e00a      	b.n	80041e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f9b2 	bl	8004538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d4:	e006      	b.n	80041e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f9ae 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80041e2:	e18d      	b.n	8004500 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e4:	bf00      	nop
    return;
 80041e6:	e18b      	b.n	8004500 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	f040 8167 	bne.w	80044c0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041f6:	f003 0310 	and.w	r3, r3, #16
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 8160 	beq.w	80044c0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 8159 	beq.w	80044c0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800420e:	2300      	movs	r3, #0
 8004210:	60bb      	str	r3, [r7, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	60bb      	str	r3, [r7, #8]
 8004222:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422e:	2b40      	cmp	r3, #64	@ 0x40
 8004230:	f040 80ce 	bne.w	80043d0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004240:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 80a9 	beq.w	800439c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800424e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004252:	429a      	cmp	r2, r3
 8004254:	f080 80a2 	bcs.w	800439c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800425e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800426a:	f000 8088 	beq.w	800437e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	330c      	adds	r3, #12
 8004274:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800427c:	e853 3f00 	ldrex	r3, [r3]
 8004280:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004284:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800428c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	330c      	adds	r3, #12
 8004296:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800429a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800429e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042aa:	e841 2300 	strex	r3, r2, [r1]
 80042ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80042b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1d9      	bne.n	800426e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	3314      	adds	r3, #20
 80042c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042c4:	e853 3f00 	ldrex	r3, [r3]
 80042c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80042ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	3314      	adds	r3, #20
 80042da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80042de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80042e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80042e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80042ea:	e841 2300 	strex	r3, r2, [r1]
 80042ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80042f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1e1      	bne.n	80042ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3314      	adds	r3, #20
 80042fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004300:	e853 3f00 	ldrex	r3, [r3]
 8004304:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800430c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3314      	adds	r3, #20
 8004316:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800431a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800431c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004320:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e3      	bne.n	80042f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2220      	movs	r2, #32
 8004332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	330c      	adds	r3, #12
 8004342:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800434c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800434e:	f023 0310 	bic.w	r3, r3, #16
 8004352:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	330c      	adds	r3, #12
 800435c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004360:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004362:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004364:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004366:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004368:	e841 2300 	strex	r3, r2, [r1]
 800436c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800436e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1e3      	bne.n	800433c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004378:	4618      	mov	r0, r3
 800437a:	f7fd fdea 	bl	8001f52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2202      	movs	r2, #2
 8004382:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800438c:	b29b      	uxth	r3, r3
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	b29b      	uxth	r3, r3
 8004392:	4619      	mov	r1, r3
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f8d9 	bl	800454c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800439a:	e0b3      	b.n	8004504 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043a4:	429a      	cmp	r2, r3
 80043a6:	f040 80ad 	bne.w	8004504 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043b4:	f040 80a6 	bne.w	8004504 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043c2:	4619      	mov	r1, r3
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f8c1 	bl	800454c <HAL_UARTEx_RxEventCallback>
      return;
 80043ca:	e09b      	b.n	8004504 <HAL_UART_IRQHandler+0x548>
 80043cc:	080046dd 	.word	0x080046dd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043d8:	b29b      	uxth	r3, r3
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 808e 	beq.w	8004508 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80043ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 8089 	beq.w	8004508 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	330c      	adds	r3, #12
 80043fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004408:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800440c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	330c      	adds	r3, #12
 8004416:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800441a:	647a      	str	r2, [r7, #68]	@ 0x44
 800441c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004422:	e841 2300 	strex	r3, r2, [r1]
 8004426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e3      	bne.n	80043f6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	3314      	adds	r3, #20
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	623b      	str	r3, [r7, #32]
   return(result);
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	f023 0301 	bic.w	r3, r3, #1
 8004444:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3314      	adds	r3, #20
 800444e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004452:	633a      	str	r2, [r7, #48]	@ 0x30
 8004454:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800445a:	e841 2300 	strex	r3, r2, [r1]
 800445e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1e3      	bne.n	800442e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2220      	movs	r2, #32
 800446a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	e853 3f00 	ldrex	r3, [r3]
 8004482:	60fb      	str	r3, [r7, #12]
   return(result);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 0310 	bic.w	r3, r3, #16
 800448a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	330c      	adds	r3, #12
 8004494:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004498:	61fa      	str	r2, [r7, #28]
 800449a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	69b9      	ldr	r1, [r7, #24]
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	617b      	str	r3, [r7, #20]
   return(result);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e3      	bne.n	8004474 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044b6:	4619      	mov	r1, r3
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f847 	bl	800454c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80044be:	e023      	b.n	8004508 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d009      	beq.n	80044e0 <HAL_UART_IRQHandler+0x524>
 80044cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 f910 	bl	80046fe <UART_Transmit_IT>
    return;
 80044de:	e014      	b.n	800450a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00e      	beq.n	800450a <HAL_UART_IRQHandler+0x54e>
 80044ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f950 	bl	800479e <UART_EndTransmit_IT>
    return;
 80044fe:	e004      	b.n	800450a <HAL_UART_IRQHandler+0x54e>
    return;
 8004500:	bf00      	nop
 8004502:	e002      	b.n	800450a <HAL_UART_IRQHandler+0x54e>
      return;
 8004504:	bf00      	nop
 8004506:	e000      	b.n	800450a <HAL_UART_IRQHandler+0x54e>
      return;
 8004508:	bf00      	nop
  }
}
 800450a:	37e8      	adds	r7, #232	@ 0xe8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004558:	bf00      	nop
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	603b      	str	r3, [r7, #0]
 8004570:	4613      	mov	r3, r2
 8004572:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004574:	e03b      	b.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800457c:	d037      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800457e:	f7fd fba7 	bl	8001cd0 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	6a3a      	ldr	r2, [r7, #32]
 800458a:	429a      	cmp	r2, r3
 800458c:	d302      	bcc.n	8004594 <UART_WaitOnFlagUntilTimeout+0x30>
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e03a      	b.n	800460e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d023      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b80      	cmp	r3, #128	@ 0x80
 80045aa:	d020      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b40      	cmp	r3, #64	@ 0x40
 80045b0:	d01d      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d116      	bne.n	80045ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80045c0:	2300      	movs	r3, #0
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	617b      	str	r3, [r7, #20]
 80045d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 f81d 	bl	8004616 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2208      	movs	r2, #8
 80045e0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e00f      	b.n	800460e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	4013      	ands	r3, r2
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	bf0c      	ite	eq
 80045fe:	2301      	moveq	r3, #1
 8004600:	2300      	movne	r3, #0
 8004602:	b2db      	uxtb	r3, r3
 8004604:	461a      	mov	r2, r3
 8004606:	79fb      	ldrb	r3, [r7, #7]
 8004608:	429a      	cmp	r2, r3
 800460a:	d0b4      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004616:	b480      	push	{r7}
 8004618:	b095      	sub	sp, #84	@ 0x54
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	330c      	adds	r3, #12
 8004624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004628:	e853 3f00 	ldrex	r3, [r3]
 800462c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800462e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	330c      	adds	r3, #12
 800463c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800463e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004646:	e841 2300 	strex	r3, r2, [r1]
 800464a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800464c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1e5      	bne.n	800461e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3314      	adds	r3, #20
 8004658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	61fb      	str	r3, [r7, #28]
   return(result);
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3314      	adds	r3, #20
 8004670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e5      	bne.n	8004652 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	2b01      	cmp	r3, #1
 800468c:	d119      	bne.n	80046c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	330c      	adds	r3, #12
 8004694:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	e853 3f00 	ldrex	r3, [r3]
 800469c:	60bb      	str	r3, [r7, #8]
   return(result);
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f023 0310 	bic.w	r3, r3, #16
 80046a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	330c      	adds	r3, #12
 80046ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046ae:	61ba      	str	r2, [r7, #24]
 80046b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b2:	6979      	ldr	r1, [r7, #20]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	e841 2300 	strex	r3, r2, [r1]
 80046ba:	613b      	str	r3, [r7, #16]
   return(result);
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1e5      	bne.n	800468e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2220      	movs	r2, #32
 80046c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80046d0:	bf00      	nop
 80046d2:	3754      	adds	r7, #84	@ 0x54
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f7ff ff21 	bl	8004538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046fe:	b480      	push	{r7}
 8004700:	b085      	sub	sp, #20
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b21      	cmp	r3, #33	@ 0x21
 8004710:	d13e      	bne.n	8004790 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800471a:	d114      	bne.n	8004746 <UART_Transmit_IT+0x48>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d110      	bne.n	8004746 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	461a      	mov	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004738:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	1c9a      	adds	r2, r3, #2
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	621a      	str	r2, [r3, #32]
 8004744:	e008      	b.n	8004758 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	1c59      	adds	r1, r3, #1
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6211      	str	r1, [r2, #32]
 8004750:	781a      	ldrb	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800475c:	b29b      	uxth	r3, r3
 800475e:	3b01      	subs	r3, #1
 8004760:	b29b      	uxth	r3, r3
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	4619      	mov	r1, r3
 8004766:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10f      	bne.n	800478c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800477a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800478a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800478c:	2300      	movs	r3, #0
 800478e:	e000      	b.n	8004792 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004790:	2302      	movs	r3, #2
  }
}
 8004792:	4618      	mov	r0, r3
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b082      	sub	sp, #8
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68da      	ldr	r2, [r3, #12]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2220      	movs	r2, #32
 80047ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7ff fea6 	bl	8004510 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b08c      	sub	sp, #48	@ 0x30
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80047d6:	2300      	movs	r3, #0
 80047d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80047da:	2300      	movs	r3, #0
 80047dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b22      	cmp	r3, #34	@ 0x22
 80047e8:	f040 80aa 	bne.w	8004940 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f4:	d115      	bne.n	8004822 <UART_Receive_IT+0x54>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d111      	bne.n	8004822 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	b29b      	uxth	r3, r3
 800480c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004810:	b29a      	uxth	r2, r3
 8004812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004814:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481a:	1c9a      	adds	r2, r3, #2
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004820:	e024      	b.n	800486c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004826:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004830:	d007      	beq.n	8004842 <UART_Receive_IT+0x74>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10a      	bne.n	8004850 <UART_Receive_IT+0x82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	b2da      	uxtb	r2, r3
 800484a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	e008      	b.n	8004862 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800485c:	b2da      	uxtb	r2, r3
 800485e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004860:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004866:	1c5a      	adds	r2, r3, #1
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29b      	uxth	r3, r3
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4619      	mov	r1, r3
 800487a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800487c:	2b00      	cmp	r3, #0
 800487e:	d15d      	bne.n	800493c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0220 	bic.w	r2, r2, #32
 800488e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800489e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695a      	ldr	r2, [r3, #20]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f022 0201 	bic.w	r2, r2, #1
 80048ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d135      	bne.n	8004932 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	330c      	adds	r3, #12
 80048d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	e853 3f00 	ldrex	r3, [r3]
 80048da:	613b      	str	r3, [r7, #16]
   return(result);
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	f023 0310 	bic.w	r3, r3, #16
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	330c      	adds	r3, #12
 80048ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ec:	623a      	str	r2, [r7, #32]
 80048ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f0:	69f9      	ldr	r1, [r7, #28]
 80048f2:	6a3a      	ldr	r2, [r7, #32]
 80048f4:	e841 2300 	strex	r3, r2, [r1]
 80048f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1e5      	bne.n	80048cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b10      	cmp	r3, #16
 800490c:	d10a      	bne.n	8004924 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004928:	4619      	mov	r1, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff fe0e 	bl	800454c <HAL_UARTEx_RxEventCallback>
 8004930:	e002      	b.n	8004938 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f7ff fdf6 	bl	8004524 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	e002      	b.n	8004942 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800493c:	2300      	movs	r3, #0
 800493e:	e000      	b.n	8004942 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004940:	2302      	movs	r3, #2
  }
}
 8004942:	4618      	mov	r0, r3
 8004944:	3730      	adds	r7, #48	@ 0x30
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800494c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004950:	b0c0      	sub	sp, #256	@ 0x100
 8004952:	af00      	add	r7, sp, #0
 8004954:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004968:	68d9      	ldr	r1, [r3, #12]
 800496a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	ea40 0301 	orr.w	r3, r0, r1
 8004974:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	431a      	orrs	r2, r3
 8004984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	431a      	orrs	r2, r3
 800498c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	4313      	orrs	r3, r2
 8004994:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80049a4:	f021 010c 	bic.w	r1, r1, #12
 80049a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80049b2:	430b      	orrs	r3, r1
 80049b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80049c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c6:	6999      	ldr	r1, [r3, #24]
 80049c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	ea40 0301 	orr.w	r3, r0, r1
 80049d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4b8f      	ldr	r3, [pc, #572]	@ (8004c18 <UART_SetConfig+0x2cc>)
 80049dc:	429a      	cmp	r2, r3
 80049de:	d005      	beq.n	80049ec <UART_SetConfig+0xa0>
 80049e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	4b8d      	ldr	r3, [pc, #564]	@ (8004c1c <UART_SetConfig+0x2d0>)
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d104      	bne.n	80049f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049ec:	f7fe fc52 	bl	8003294 <HAL_RCC_GetPCLK2Freq>
 80049f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80049f4:	e003      	b.n	80049fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049f6:	f7fe fc39 	bl	800326c <HAL_RCC_GetPCLK1Freq>
 80049fa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a08:	f040 810c 	bne.w	8004c24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a10:	2200      	movs	r2, #0
 8004a12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004a1e:	4622      	mov	r2, r4
 8004a20:	462b      	mov	r3, r5
 8004a22:	1891      	adds	r1, r2, r2
 8004a24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a26:	415b      	adcs	r3, r3
 8004a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a2e:	4621      	mov	r1, r4
 8004a30:	eb12 0801 	adds.w	r8, r2, r1
 8004a34:	4629      	mov	r1, r5
 8004a36:	eb43 0901 	adc.w	r9, r3, r1
 8004a3a:	f04f 0200 	mov.w	r2, #0
 8004a3e:	f04f 0300 	mov.w	r3, #0
 8004a42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a4e:	4690      	mov	r8, r2
 8004a50:	4699      	mov	r9, r3
 8004a52:	4623      	mov	r3, r4
 8004a54:	eb18 0303 	adds.w	r3, r8, r3
 8004a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a5c:	462b      	mov	r3, r5
 8004a5e:	eb49 0303 	adc.w	r3, r9, r3
 8004a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004a72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004a76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	18db      	adds	r3, r3, r3
 8004a7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a80:	4613      	mov	r3, r2
 8004a82:	eb42 0303 	adc.w	r3, r2, r3
 8004a86:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a90:	f7fb fc06 	bl	80002a0 <__aeabi_uldivmod>
 8004a94:	4602      	mov	r2, r0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4b61      	ldr	r3, [pc, #388]	@ (8004c20 <UART_SetConfig+0x2d4>)
 8004a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a9e:	095b      	lsrs	r3, r3, #5
 8004aa0:	011c      	lsls	r4, r3, #4
 8004aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004aac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ab0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ab4:	4642      	mov	r2, r8
 8004ab6:	464b      	mov	r3, r9
 8004ab8:	1891      	adds	r1, r2, r2
 8004aba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004abc:	415b      	adcs	r3, r3
 8004abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ac0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ac4:	4641      	mov	r1, r8
 8004ac6:	eb12 0a01 	adds.w	sl, r2, r1
 8004aca:	4649      	mov	r1, r9
 8004acc:	eb43 0b01 	adc.w	fp, r3, r1
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	f04f 0300 	mov.w	r3, #0
 8004ad8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004adc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ae0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ae4:	4692      	mov	sl, r2
 8004ae6:	469b      	mov	fp, r3
 8004ae8:	4643      	mov	r3, r8
 8004aea:	eb1a 0303 	adds.w	r3, sl, r3
 8004aee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004af2:	464b      	mov	r3, r9
 8004af4:	eb4b 0303 	adc.w	r3, fp, r3
 8004af8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b10:	460b      	mov	r3, r1
 8004b12:	18db      	adds	r3, r3, r3
 8004b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b16:	4613      	mov	r3, r2
 8004b18:	eb42 0303 	adc.w	r3, r2, r3
 8004b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b26:	f7fb fbbb 	bl	80002a0 <__aeabi_uldivmod>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	4611      	mov	r1, r2
 8004b30:	4b3b      	ldr	r3, [pc, #236]	@ (8004c20 <UART_SetConfig+0x2d4>)
 8004b32:	fba3 2301 	umull	r2, r3, r3, r1
 8004b36:	095b      	lsrs	r3, r3, #5
 8004b38:	2264      	movs	r2, #100	@ 0x64
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
 8004b3e:	1acb      	subs	r3, r1, r3
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b46:	4b36      	ldr	r3, [pc, #216]	@ (8004c20 <UART_SetConfig+0x2d4>)
 8004b48:	fba3 2302 	umull	r2, r3, r3, r2
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b54:	441c      	add	r4, r3
 8004b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004b64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004b68:	4642      	mov	r2, r8
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	1891      	adds	r1, r2, r2
 8004b6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b70:	415b      	adcs	r3, r3
 8004b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004b78:	4641      	mov	r1, r8
 8004b7a:	1851      	adds	r1, r2, r1
 8004b7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b7e:	4649      	mov	r1, r9
 8004b80:	414b      	adcs	r3, r1
 8004b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b84:	f04f 0200 	mov.w	r2, #0
 8004b88:	f04f 0300 	mov.w	r3, #0
 8004b8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b90:	4659      	mov	r1, fp
 8004b92:	00cb      	lsls	r3, r1, #3
 8004b94:	4651      	mov	r1, sl
 8004b96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b9a:	4651      	mov	r1, sl
 8004b9c:	00ca      	lsls	r2, r1, #3
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	189b      	adds	r3, r3, r2
 8004ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bac:	464b      	mov	r3, r9
 8004bae:	460a      	mov	r2, r1
 8004bb0:	eb42 0303 	adc.w	r3, r2, r3
 8004bb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004bc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004bc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004bcc:	460b      	mov	r3, r1
 8004bce:	18db      	adds	r3, r3, r3
 8004bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	eb42 0303 	adc.w	r3, r2, r3
 8004bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004be2:	f7fb fb5d 	bl	80002a0 <__aeabi_uldivmod>
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	4b0d      	ldr	r3, [pc, #52]	@ (8004c20 <UART_SetConfig+0x2d4>)
 8004bec:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf0:	095b      	lsrs	r3, r3, #5
 8004bf2:	2164      	movs	r1, #100	@ 0x64
 8004bf4:	fb01 f303 	mul.w	r3, r1, r3
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	3332      	adds	r3, #50	@ 0x32
 8004bfe:	4a08      	ldr	r2, [pc, #32]	@ (8004c20 <UART_SetConfig+0x2d4>)
 8004c00:	fba2 2303 	umull	r2, r3, r2, r3
 8004c04:	095b      	lsrs	r3, r3, #5
 8004c06:	f003 0207 	and.w	r2, r3, #7
 8004c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4422      	add	r2, r4
 8004c12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c14:	e106      	b.n	8004e24 <UART_SetConfig+0x4d8>
 8004c16:	bf00      	nop
 8004c18:	40011000 	.word	0x40011000
 8004c1c:	40011400 	.word	0x40011400
 8004c20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c2e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c36:	4642      	mov	r2, r8
 8004c38:	464b      	mov	r3, r9
 8004c3a:	1891      	adds	r1, r2, r2
 8004c3c:	6239      	str	r1, [r7, #32]
 8004c3e:	415b      	adcs	r3, r3
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c46:	4641      	mov	r1, r8
 8004c48:	1854      	adds	r4, r2, r1
 8004c4a:	4649      	mov	r1, r9
 8004c4c:	eb43 0501 	adc.w	r5, r3, r1
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	00eb      	lsls	r3, r5, #3
 8004c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c5e:	00e2      	lsls	r2, r4, #3
 8004c60:	4614      	mov	r4, r2
 8004c62:	461d      	mov	r5, r3
 8004c64:	4643      	mov	r3, r8
 8004c66:	18e3      	adds	r3, r4, r3
 8004c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c6c:	464b      	mov	r3, r9
 8004c6e:	eb45 0303 	adc.w	r3, r5, r3
 8004c72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c82:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c92:	4629      	mov	r1, r5
 8004c94:	008b      	lsls	r3, r1, #2
 8004c96:	4621      	mov	r1, r4
 8004c98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c9c:	4621      	mov	r1, r4
 8004c9e:	008a      	lsls	r2, r1, #2
 8004ca0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ca4:	f7fb fafc 	bl	80002a0 <__aeabi_uldivmod>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4b60      	ldr	r3, [pc, #384]	@ (8004e30 <UART_SetConfig+0x4e4>)
 8004cae:	fba3 2302 	umull	r2, r3, r3, r2
 8004cb2:	095b      	lsrs	r3, r3, #5
 8004cb4:	011c      	lsls	r4, r3, #4
 8004cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cc0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004cc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004cc8:	4642      	mov	r2, r8
 8004cca:	464b      	mov	r3, r9
 8004ccc:	1891      	adds	r1, r2, r2
 8004cce:	61b9      	str	r1, [r7, #24]
 8004cd0:	415b      	adcs	r3, r3
 8004cd2:	61fb      	str	r3, [r7, #28]
 8004cd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cd8:	4641      	mov	r1, r8
 8004cda:	1851      	adds	r1, r2, r1
 8004cdc:	6139      	str	r1, [r7, #16]
 8004cde:	4649      	mov	r1, r9
 8004ce0:	414b      	adcs	r3, r1
 8004ce2:	617b      	str	r3, [r7, #20]
 8004ce4:	f04f 0200 	mov.w	r2, #0
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cf0:	4659      	mov	r1, fp
 8004cf2:	00cb      	lsls	r3, r1, #3
 8004cf4:	4651      	mov	r1, sl
 8004cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cfa:	4651      	mov	r1, sl
 8004cfc:	00ca      	lsls	r2, r1, #3
 8004cfe:	4610      	mov	r0, r2
 8004d00:	4619      	mov	r1, r3
 8004d02:	4603      	mov	r3, r0
 8004d04:	4642      	mov	r2, r8
 8004d06:	189b      	adds	r3, r3, r2
 8004d08:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d0c:	464b      	mov	r3, r9
 8004d0e:	460a      	mov	r2, r1
 8004d10:	eb42 0303 	adc.w	r3, r2, r3
 8004d14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d30:	4649      	mov	r1, r9
 8004d32:	008b      	lsls	r3, r1, #2
 8004d34:	4641      	mov	r1, r8
 8004d36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d3a:	4641      	mov	r1, r8
 8004d3c:	008a      	lsls	r2, r1, #2
 8004d3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d42:	f7fb faad 	bl	80002a0 <__aeabi_uldivmod>
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	4b38      	ldr	r3, [pc, #224]	@ (8004e30 <UART_SetConfig+0x4e4>)
 8004d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8004d52:	095b      	lsrs	r3, r3, #5
 8004d54:	2264      	movs	r2, #100	@ 0x64
 8004d56:	fb02 f303 	mul.w	r3, r2, r3
 8004d5a:	1acb      	subs	r3, r1, r3
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	3332      	adds	r3, #50	@ 0x32
 8004d60:	4a33      	ldr	r2, [pc, #204]	@ (8004e30 <UART_SetConfig+0x4e4>)
 8004d62:	fba2 2303 	umull	r2, r3, r2, r3
 8004d66:	095b      	lsrs	r3, r3, #5
 8004d68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d6c:	441c      	add	r4, r3
 8004d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d72:	2200      	movs	r2, #0
 8004d74:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d76:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004d7c:	4642      	mov	r2, r8
 8004d7e:	464b      	mov	r3, r9
 8004d80:	1891      	adds	r1, r2, r2
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	415b      	adcs	r3, r3
 8004d86:	60fb      	str	r3, [r7, #12]
 8004d88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d8c:	4641      	mov	r1, r8
 8004d8e:	1851      	adds	r1, r2, r1
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	4649      	mov	r1, r9
 8004d94:	414b      	adcs	r3, r1
 8004d96:	607b      	str	r3, [r7, #4]
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004da4:	4659      	mov	r1, fp
 8004da6:	00cb      	lsls	r3, r1, #3
 8004da8:	4651      	mov	r1, sl
 8004daa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dae:	4651      	mov	r1, sl
 8004db0:	00ca      	lsls	r2, r1, #3
 8004db2:	4610      	mov	r0, r2
 8004db4:	4619      	mov	r1, r3
 8004db6:	4603      	mov	r3, r0
 8004db8:	4642      	mov	r2, r8
 8004dba:	189b      	adds	r3, r3, r2
 8004dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dbe:	464b      	mov	r3, r9
 8004dc0:	460a      	mov	r2, r1
 8004dc2:	eb42 0303 	adc.w	r3, r2, r3
 8004dc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dd2:	667a      	str	r2, [r7, #100]	@ 0x64
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004de0:	4649      	mov	r1, r9
 8004de2:	008b      	lsls	r3, r1, #2
 8004de4:	4641      	mov	r1, r8
 8004de6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dea:	4641      	mov	r1, r8
 8004dec:	008a      	lsls	r2, r1, #2
 8004dee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004df2:	f7fb fa55 	bl	80002a0 <__aeabi_uldivmod>
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004e30 <UART_SetConfig+0x4e4>)
 8004dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	2164      	movs	r1, #100	@ 0x64
 8004e04:	fb01 f303 	mul.w	r3, r1, r3
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	3332      	adds	r3, #50	@ 0x32
 8004e0e:	4a08      	ldr	r2, [pc, #32]	@ (8004e30 <UART_SetConfig+0x4e4>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	095b      	lsrs	r3, r3, #5
 8004e16:	f003 020f 	and.w	r2, r3, #15
 8004e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4422      	add	r2, r4
 8004e22:	609a      	str	r2, [r3, #8]
}
 8004e24:	bf00      	nop
 8004e26:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e30:	51eb851f 	.word	0x51eb851f

08004e34 <atoi>:
 8004e34:	220a      	movs	r2, #10
 8004e36:	2100      	movs	r1, #0
 8004e38:	f000 b954 	b.w	80050e4 <strtol>

08004e3c <sniprintf>:
 8004e3c:	b40c      	push	{r2, r3}
 8004e3e:	b530      	push	{r4, r5, lr}
 8004e40:	4b18      	ldr	r3, [pc, #96]	@ (8004ea4 <sniprintf+0x68>)
 8004e42:	1e0c      	subs	r4, r1, #0
 8004e44:	681d      	ldr	r5, [r3, #0]
 8004e46:	b09d      	sub	sp, #116	@ 0x74
 8004e48:	da08      	bge.n	8004e5c <sniprintf+0x20>
 8004e4a:	238b      	movs	r3, #139	@ 0x8b
 8004e4c:	602b      	str	r3, [r5, #0]
 8004e4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e52:	b01d      	add	sp, #116	@ 0x74
 8004e54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e58:	b002      	add	sp, #8
 8004e5a:	4770      	bx	lr
 8004e5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004e60:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004e64:	f04f 0300 	mov.w	r3, #0
 8004e68:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004e6a:	bf14      	ite	ne
 8004e6c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004e70:	4623      	moveq	r3, r4
 8004e72:	9304      	str	r3, [sp, #16]
 8004e74:	9307      	str	r3, [sp, #28]
 8004e76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004e7a:	9002      	str	r0, [sp, #8]
 8004e7c:	9006      	str	r0, [sp, #24]
 8004e7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004e82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e84:	ab21      	add	r3, sp, #132	@ 0x84
 8004e86:	a902      	add	r1, sp, #8
 8004e88:	4628      	mov	r0, r5
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	f000 fa72 	bl	8005374 <_svfiprintf_r>
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	bfbc      	itt	lt
 8004e94:	238b      	movlt	r3, #139	@ 0x8b
 8004e96:	602b      	strlt	r3, [r5, #0]
 8004e98:	2c00      	cmp	r4, #0
 8004e9a:	d0da      	beq.n	8004e52 <sniprintf+0x16>
 8004e9c:	9b02      	ldr	r3, [sp, #8]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	701a      	strb	r2, [r3, #0]
 8004ea2:	e7d6      	b.n	8004e52 <sniprintf+0x16>
 8004ea4:	20000038 	.word	0x20000038

08004ea8 <std>:
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	4604      	mov	r4, r0
 8004eae:	e9c0 3300 	strd	r3, r3, [r0]
 8004eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004eb6:	6083      	str	r3, [r0, #8]
 8004eb8:	8181      	strh	r1, [r0, #12]
 8004eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ebc:	81c2      	strh	r2, [r0, #14]
 8004ebe:	6183      	str	r3, [r0, #24]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	2208      	movs	r2, #8
 8004ec4:	305c      	adds	r0, #92	@ 0x5c
 8004ec6:	f000 f935 	bl	8005134 <memset>
 8004eca:	4b0d      	ldr	r3, [pc, #52]	@ (8004f00 <std+0x58>)
 8004ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ece:	4b0d      	ldr	r3, [pc, #52]	@ (8004f04 <std+0x5c>)
 8004ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f08 <std+0x60>)
 8004ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f0c <std+0x64>)
 8004ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8004eda:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <std+0x68>)
 8004edc:	6224      	str	r4, [r4, #32]
 8004ede:	429c      	cmp	r4, r3
 8004ee0:	d006      	beq.n	8004ef0 <std+0x48>
 8004ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ee6:	4294      	cmp	r4, r2
 8004ee8:	d002      	beq.n	8004ef0 <std+0x48>
 8004eea:	33d0      	adds	r3, #208	@ 0xd0
 8004eec:	429c      	cmp	r4, r3
 8004eee:	d105      	bne.n	8004efc <std+0x54>
 8004ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ef8:	f000 b9be 	b.w	8005278 <__retarget_lock_init_recursive>
 8004efc:	bd10      	pop	{r4, pc}
 8004efe:	bf00      	nop
 8004f00:	08005b49 	.word	0x08005b49
 8004f04:	08005b6b 	.word	0x08005b6b
 8004f08:	08005ba3 	.word	0x08005ba3
 8004f0c:	08005bc7 	.word	0x08005bc7
 8004f10:	20000408 	.word	0x20000408

08004f14 <stdio_exit_handler>:
 8004f14:	4a02      	ldr	r2, [pc, #8]	@ (8004f20 <stdio_exit_handler+0xc>)
 8004f16:	4903      	ldr	r1, [pc, #12]	@ (8004f24 <stdio_exit_handler+0x10>)
 8004f18:	4803      	ldr	r0, [pc, #12]	@ (8004f28 <stdio_exit_handler+0x14>)
 8004f1a:	f000 b8ed 	b.w	80050f8 <_fwalk_sglue>
 8004f1e:	bf00      	nop
 8004f20:	2000002c 	.word	0x2000002c
 8004f24:	08005ae1 	.word	0x08005ae1
 8004f28:	2000003c 	.word	0x2000003c

08004f2c <cleanup_stdio>:
 8004f2c:	6841      	ldr	r1, [r0, #4]
 8004f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f60 <cleanup_stdio+0x34>)
 8004f30:	4299      	cmp	r1, r3
 8004f32:	b510      	push	{r4, lr}
 8004f34:	4604      	mov	r4, r0
 8004f36:	d001      	beq.n	8004f3c <cleanup_stdio+0x10>
 8004f38:	f000 fdd2 	bl	8005ae0 <_fflush_r>
 8004f3c:	68a1      	ldr	r1, [r4, #8]
 8004f3e:	4b09      	ldr	r3, [pc, #36]	@ (8004f64 <cleanup_stdio+0x38>)
 8004f40:	4299      	cmp	r1, r3
 8004f42:	d002      	beq.n	8004f4a <cleanup_stdio+0x1e>
 8004f44:	4620      	mov	r0, r4
 8004f46:	f000 fdcb 	bl	8005ae0 <_fflush_r>
 8004f4a:	68e1      	ldr	r1, [r4, #12]
 8004f4c:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <cleanup_stdio+0x3c>)
 8004f4e:	4299      	cmp	r1, r3
 8004f50:	d004      	beq.n	8004f5c <cleanup_stdio+0x30>
 8004f52:	4620      	mov	r0, r4
 8004f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f58:	f000 bdc2 	b.w	8005ae0 <_fflush_r>
 8004f5c:	bd10      	pop	{r4, pc}
 8004f5e:	bf00      	nop
 8004f60:	20000408 	.word	0x20000408
 8004f64:	20000470 	.word	0x20000470
 8004f68:	200004d8 	.word	0x200004d8

08004f6c <global_stdio_init.part.0>:
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <global_stdio_init.part.0+0x30>)
 8004f70:	4c0b      	ldr	r4, [pc, #44]	@ (8004fa0 <global_stdio_init.part.0+0x34>)
 8004f72:	4a0c      	ldr	r2, [pc, #48]	@ (8004fa4 <global_stdio_init.part.0+0x38>)
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	4620      	mov	r0, r4
 8004f78:	2200      	movs	r2, #0
 8004f7a:	2104      	movs	r1, #4
 8004f7c:	f7ff ff94 	bl	8004ea8 <std>
 8004f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f84:	2201      	movs	r2, #1
 8004f86:	2109      	movs	r1, #9
 8004f88:	f7ff ff8e 	bl	8004ea8 <std>
 8004f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f90:	2202      	movs	r2, #2
 8004f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f96:	2112      	movs	r1, #18
 8004f98:	f7ff bf86 	b.w	8004ea8 <std>
 8004f9c:	20000540 	.word	0x20000540
 8004fa0:	20000408 	.word	0x20000408
 8004fa4:	08004f15 	.word	0x08004f15

08004fa8 <__sfp_lock_acquire>:
 8004fa8:	4801      	ldr	r0, [pc, #4]	@ (8004fb0 <__sfp_lock_acquire+0x8>)
 8004faa:	f000 b966 	b.w	800527a <__retarget_lock_acquire_recursive>
 8004fae:	bf00      	nop
 8004fb0:	20000545 	.word	0x20000545

08004fb4 <__sfp_lock_release>:
 8004fb4:	4801      	ldr	r0, [pc, #4]	@ (8004fbc <__sfp_lock_release+0x8>)
 8004fb6:	f000 b961 	b.w	800527c <__retarget_lock_release_recursive>
 8004fba:	bf00      	nop
 8004fbc:	20000545 	.word	0x20000545

08004fc0 <__sinit>:
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	4604      	mov	r4, r0
 8004fc4:	f7ff fff0 	bl	8004fa8 <__sfp_lock_acquire>
 8004fc8:	6a23      	ldr	r3, [r4, #32]
 8004fca:	b11b      	cbz	r3, 8004fd4 <__sinit+0x14>
 8004fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd0:	f7ff bff0 	b.w	8004fb4 <__sfp_lock_release>
 8004fd4:	4b04      	ldr	r3, [pc, #16]	@ (8004fe8 <__sinit+0x28>)
 8004fd6:	6223      	str	r3, [r4, #32]
 8004fd8:	4b04      	ldr	r3, [pc, #16]	@ (8004fec <__sinit+0x2c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1f5      	bne.n	8004fcc <__sinit+0xc>
 8004fe0:	f7ff ffc4 	bl	8004f6c <global_stdio_init.part.0>
 8004fe4:	e7f2      	b.n	8004fcc <__sinit+0xc>
 8004fe6:	bf00      	nop
 8004fe8:	08004f2d 	.word	0x08004f2d
 8004fec:	20000540 	.word	0x20000540

08004ff0 <_strtol_l.isra.0>:
 8004ff0:	2b24      	cmp	r3, #36	@ 0x24
 8004ff2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ff6:	4686      	mov	lr, r0
 8004ff8:	4690      	mov	r8, r2
 8004ffa:	d801      	bhi.n	8005000 <_strtol_l.isra.0+0x10>
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d106      	bne.n	800500e <_strtol_l.isra.0+0x1e>
 8005000:	f000 f910 	bl	8005224 <__errno>
 8005004:	2316      	movs	r3, #22
 8005006:	6003      	str	r3, [r0, #0]
 8005008:	2000      	movs	r0, #0
 800500a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800500e:	4834      	ldr	r0, [pc, #208]	@ (80050e0 <_strtol_l.isra.0+0xf0>)
 8005010:	460d      	mov	r5, r1
 8005012:	462a      	mov	r2, r5
 8005014:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005018:	5d06      	ldrb	r6, [r0, r4]
 800501a:	f016 0608 	ands.w	r6, r6, #8
 800501e:	d1f8      	bne.n	8005012 <_strtol_l.isra.0+0x22>
 8005020:	2c2d      	cmp	r4, #45	@ 0x2d
 8005022:	d110      	bne.n	8005046 <_strtol_l.isra.0+0x56>
 8005024:	782c      	ldrb	r4, [r5, #0]
 8005026:	2601      	movs	r6, #1
 8005028:	1c95      	adds	r5, r2, #2
 800502a:	f033 0210 	bics.w	r2, r3, #16
 800502e:	d115      	bne.n	800505c <_strtol_l.isra.0+0x6c>
 8005030:	2c30      	cmp	r4, #48	@ 0x30
 8005032:	d10d      	bne.n	8005050 <_strtol_l.isra.0+0x60>
 8005034:	782a      	ldrb	r2, [r5, #0]
 8005036:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800503a:	2a58      	cmp	r2, #88	@ 0x58
 800503c:	d108      	bne.n	8005050 <_strtol_l.isra.0+0x60>
 800503e:	786c      	ldrb	r4, [r5, #1]
 8005040:	3502      	adds	r5, #2
 8005042:	2310      	movs	r3, #16
 8005044:	e00a      	b.n	800505c <_strtol_l.isra.0+0x6c>
 8005046:	2c2b      	cmp	r4, #43	@ 0x2b
 8005048:	bf04      	itt	eq
 800504a:	782c      	ldrbeq	r4, [r5, #0]
 800504c:	1c95      	addeq	r5, r2, #2
 800504e:	e7ec      	b.n	800502a <_strtol_l.isra.0+0x3a>
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f6      	bne.n	8005042 <_strtol_l.isra.0+0x52>
 8005054:	2c30      	cmp	r4, #48	@ 0x30
 8005056:	bf14      	ite	ne
 8005058:	230a      	movne	r3, #10
 800505a:	2308      	moveq	r3, #8
 800505c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005060:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8005064:	2200      	movs	r2, #0
 8005066:	fbbc f9f3 	udiv	r9, ip, r3
 800506a:	4610      	mov	r0, r2
 800506c:	fb03 ca19 	mls	sl, r3, r9, ip
 8005070:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005074:	2f09      	cmp	r7, #9
 8005076:	d80f      	bhi.n	8005098 <_strtol_l.isra.0+0xa8>
 8005078:	463c      	mov	r4, r7
 800507a:	42a3      	cmp	r3, r4
 800507c:	dd1b      	ble.n	80050b6 <_strtol_l.isra.0+0xc6>
 800507e:	1c57      	adds	r7, r2, #1
 8005080:	d007      	beq.n	8005092 <_strtol_l.isra.0+0xa2>
 8005082:	4581      	cmp	r9, r0
 8005084:	d314      	bcc.n	80050b0 <_strtol_l.isra.0+0xc0>
 8005086:	d101      	bne.n	800508c <_strtol_l.isra.0+0x9c>
 8005088:	45a2      	cmp	sl, r4
 800508a:	db11      	blt.n	80050b0 <_strtol_l.isra.0+0xc0>
 800508c:	fb00 4003 	mla	r0, r0, r3, r4
 8005090:	2201      	movs	r2, #1
 8005092:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005096:	e7eb      	b.n	8005070 <_strtol_l.isra.0+0x80>
 8005098:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800509c:	2f19      	cmp	r7, #25
 800509e:	d801      	bhi.n	80050a4 <_strtol_l.isra.0+0xb4>
 80050a0:	3c37      	subs	r4, #55	@ 0x37
 80050a2:	e7ea      	b.n	800507a <_strtol_l.isra.0+0x8a>
 80050a4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80050a8:	2f19      	cmp	r7, #25
 80050aa:	d804      	bhi.n	80050b6 <_strtol_l.isra.0+0xc6>
 80050ac:	3c57      	subs	r4, #87	@ 0x57
 80050ae:	e7e4      	b.n	800507a <_strtol_l.isra.0+0x8a>
 80050b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050b4:	e7ed      	b.n	8005092 <_strtol_l.isra.0+0xa2>
 80050b6:	1c53      	adds	r3, r2, #1
 80050b8:	d108      	bne.n	80050cc <_strtol_l.isra.0+0xdc>
 80050ba:	2322      	movs	r3, #34	@ 0x22
 80050bc:	f8ce 3000 	str.w	r3, [lr]
 80050c0:	4660      	mov	r0, ip
 80050c2:	f1b8 0f00 	cmp.w	r8, #0
 80050c6:	d0a0      	beq.n	800500a <_strtol_l.isra.0+0x1a>
 80050c8:	1e69      	subs	r1, r5, #1
 80050ca:	e006      	b.n	80050da <_strtol_l.isra.0+0xea>
 80050cc:	b106      	cbz	r6, 80050d0 <_strtol_l.isra.0+0xe0>
 80050ce:	4240      	negs	r0, r0
 80050d0:	f1b8 0f00 	cmp.w	r8, #0
 80050d4:	d099      	beq.n	800500a <_strtol_l.isra.0+0x1a>
 80050d6:	2a00      	cmp	r2, #0
 80050d8:	d1f6      	bne.n	80050c8 <_strtol_l.isra.0+0xd8>
 80050da:	f8c8 1000 	str.w	r1, [r8]
 80050de:	e794      	b.n	800500a <_strtol_l.isra.0+0x1a>
 80050e0:	080064cd 	.word	0x080064cd

080050e4 <strtol>:
 80050e4:	4613      	mov	r3, r2
 80050e6:	460a      	mov	r2, r1
 80050e8:	4601      	mov	r1, r0
 80050ea:	4802      	ldr	r0, [pc, #8]	@ (80050f4 <strtol+0x10>)
 80050ec:	6800      	ldr	r0, [r0, #0]
 80050ee:	f7ff bf7f 	b.w	8004ff0 <_strtol_l.isra.0>
 80050f2:	bf00      	nop
 80050f4:	20000038 	.word	0x20000038

080050f8 <_fwalk_sglue>:
 80050f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050fc:	4607      	mov	r7, r0
 80050fe:	4688      	mov	r8, r1
 8005100:	4614      	mov	r4, r2
 8005102:	2600      	movs	r6, #0
 8005104:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005108:	f1b9 0901 	subs.w	r9, r9, #1
 800510c:	d505      	bpl.n	800511a <_fwalk_sglue+0x22>
 800510e:	6824      	ldr	r4, [r4, #0]
 8005110:	2c00      	cmp	r4, #0
 8005112:	d1f7      	bne.n	8005104 <_fwalk_sglue+0xc>
 8005114:	4630      	mov	r0, r6
 8005116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800511a:	89ab      	ldrh	r3, [r5, #12]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d907      	bls.n	8005130 <_fwalk_sglue+0x38>
 8005120:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005124:	3301      	adds	r3, #1
 8005126:	d003      	beq.n	8005130 <_fwalk_sglue+0x38>
 8005128:	4629      	mov	r1, r5
 800512a:	4638      	mov	r0, r7
 800512c:	47c0      	blx	r8
 800512e:	4306      	orrs	r6, r0
 8005130:	3568      	adds	r5, #104	@ 0x68
 8005132:	e7e9      	b.n	8005108 <_fwalk_sglue+0x10>

08005134 <memset>:
 8005134:	4402      	add	r2, r0
 8005136:	4603      	mov	r3, r0
 8005138:	4293      	cmp	r3, r2
 800513a:	d100      	bne.n	800513e <memset+0xa>
 800513c:	4770      	bx	lr
 800513e:	f803 1b01 	strb.w	r1, [r3], #1
 8005142:	e7f9      	b.n	8005138 <memset+0x4>

08005144 <strncpy>:
 8005144:	b510      	push	{r4, lr}
 8005146:	3901      	subs	r1, #1
 8005148:	4603      	mov	r3, r0
 800514a:	b132      	cbz	r2, 800515a <strncpy+0x16>
 800514c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005150:	f803 4b01 	strb.w	r4, [r3], #1
 8005154:	3a01      	subs	r2, #1
 8005156:	2c00      	cmp	r4, #0
 8005158:	d1f7      	bne.n	800514a <strncpy+0x6>
 800515a:	441a      	add	r2, r3
 800515c:	2100      	movs	r1, #0
 800515e:	4293      	cmp	r3, r2
 8005160:	d100      	bne.n	8005164 <strncpy+0x20>
 8005162:	bd10      	pop	{r4, pc}
 8005164:	f803 1b01 	strb.w	r1, [r3], #1
 8005168:	e7f9      	b.n	800515e <strncpy+0x1a>
	...

0800516c <strtok>:
 800516c:	4b16      	ldr	r3, [pc, #88]	@ (80051c8 <strtok+0x5c>)
 800516e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005172:	681f      	ldr	r7, [r3, #0]
 8005174:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005176:	4605      	mov	r5, r0
 8005178:	460e      	mov	r6, r1
 800517a:	b9ec      	cbnz	r4, 80051b8 <strtok+0x4c>
 800517c:	2050      	movs	r0, #80	@ 0x50
 800517e:	f000 f9f5 	bl	800556c <malloc>
 8005182:	4602      	mov	r2, r0
 8005184:	6478      	str	r0, [r7, #68]	@ 0x44
 8005186:	b920      	cbnz	r0, 8005192 <strtok+0x26>
 8005188:	4b10      	ldr	r3, [pc, #64]	@ (80051cc <strtok+0x60>)
 800518a:	4811      	ldr	r0, [pc, #68]	@ (80051d0 <strtok+0x64>)
 800518c:	215b      	movs	r1, #91	@ 0x5b
 800518e:	f000 f877 	bl	8005280 <__assert_func>
 8005192:	e9c0 4400 	strd	r4, r4, [r0]
 8005196:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800519a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800519e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80051a2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80051a6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80051aa:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80051ae:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80051b2:	6184      	str	r4, [r0, #24]
 80051b4:	7704      	strb	r4, [r0, #28]
 80051b6:	6244      	str	r4, [r0, #36]	@ 0x24
 80051b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	2301      	movs	r3, #1
 80051c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051c4:	f000 b806 	b.w	80051d4 <__strtok_r>
 80051c8:	20000038 	.word	0x20000038
 80051cc:	080063ec 	.word	0x080063ec
 80051d0:	08006403 	.word	0x08006403

080051d4 <__strtok_r>:
 80051d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051d6:	4604      	mov	r4, r0
 80051d8:	b908      	cbnz	r0, 80051de <__strtok_r+0xa>
 80051da:	6814      	ldr	r4, [r2, #0]
 80051dc:	b144      	cbz	r4, 80051f0 <__strtok_r+0x1c>
 80051de:	4620      	mov	r0, r4
 80051e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80051e4:	460f      	mov	r7, r1
 80051e6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80051ea:	b91e      	cbnz	r6, 80051f4 <__strtok_r+0x20>
 80051ec:	b965      	cbnz	r5, 8005208 <__strtok_r+0x34>
 80051ee:	6015      	str	r5, [r2, #0]
 80051f0:	2000      	movs	r0, #0
 80051f2:	e005      	b.n	8005200 <__strtok_r+0x2c>
 80051f4:	42b5      	cmp	r5, r6
 80051f6:	d1f6      	bne.n	80051e6 <__strtok_r+0x12>
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f0      	bne.n	80051de <__strtok_r+0xa>
 80051fc:	6014      	str	r4, [r2, #0]
 80051fe:	7003      	strb	r3, [r0, #0]
 8005200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005202:	461c      	mov	r4, r3
 8005204:	e00c      	b.n	8005220 <__strtok_r+0x4c>
 8005206:	b91d      	cbnz	r5, 8005210 <__strtok_r+0x3c>
 8005208:	4627      	mov	r7, r4
 800520a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800520e:	460e      	mov	r6, r1
 8005210:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005214:	42ab      	cmp	r3, r5
 8005216:	d1f6      	bne.n	8005206 <__strtok_r+0x32>
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f2      	beq.n	8005202 <__strtok_r+0x2e>
 800521c:	2300      	movs	r3, #0
 800521e:	703b      	strb	r3, [r7, #0]
 8005220:	6014      	str	r4, [r2, #0]
 8005222:	e7ed      	b.n	8005200 <__strtok_r+0x2c>

08005224 <__errno>:
 8005224:	4b01      	ldr	r3, [pc, #4]	@ (800522c <__errno+0x8>)
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	20000038 	.word	0x20000038

08005230 <__libc_init_array>:
 8005230:	b570      	push	{r4, r5, r6, lr}
 8005232:	4d0d      	ldr	r5, [pc, #52]	@ (8005268 <__libc_init_array+0x38>)
 8005234:	4c0d      	ldr	r4, [pc, #52]	@ (800526c <__libc_init_array+0x3c>)
 8005236:	1b64      	subs	r4, r4, r5
 8005238:	10a4      	asrs	r4, r4, #2
 800523a:	2600      	movs	r6, #0
 800523c:	42a6      	cmp	r6, r4
 800523e:	d109      	bne.n	8005254 <__libc_init_array+0x24>
 8005240:	4d0b      	ldr	r5, [pc, #44]	@ (8005270 <__libc_init_array+0x40>)
 8005242:	4c0c      	ldr	r4, [pc, #48]	@ (8005274 <__libc_init_array+0x44>)
 8005244:	f001 f87a 	bl	800633c <_init>
 8005248:	1b64      	subs	r4, r4, r5
 800524a:	10a4      	asrs	r4, r4, #2
 800524c:	2600      	movs	r6, #0
 800524e:	42a6      	cmp	r6, r4
 8005250:	d105      	bne.n	800525e <__libc_init_array+0x2e>
 8005252:	bd70      	pop	{r4, r5, r6, pc}
 8005254:	f855 3b04 	ldr.w	r3, [r5], #4
 8005258:	4798      	blx	r3
 800525a:	3601      	adds	r6, #1
 800525c:	e7ee      	b.n	800523c <__libc_init_array+0xc>
 800525e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005262:	4798      	blx	r3
 8005264:	3601      	adds	r6, #1
 8005266:	e7f2      	b.n	800524e <__libc_init_array+0x1e>
 8005268:	080065d8 	.word	0x080065d8
 800526c:	080065d8 	.word	0x080065d8
 8005270:	080065d8 	.word	0x080065d8
 8005274:	080065dc 	.word	0x080065dc

08005278 <__retarget_lock_init_recursive>:
 8005278:	4770      	bx	lr

0800527a <__retarget_lock_acquire_recursive>:
 800527a:	4770      	bx	lr

0800527c <__retarget_lock_release_recursive>:
 800527c:	4770      	bx	lr
	...

08005280 <__assert_func>:
 8005280:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005282:	4614      	mov	r4, r2
 8005284:	461a      	mov	r2, r3
 8005286:	4b09      	ldr	r3, [pc, #36]	@ (80052ac <__assert_func+0x2c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4605      	mov	r5, r0
 800528c:	68d8      	ldr	r0, [r3, #12]
 800528e:	b14c      	cbz	r4, 80052a4 <__assert_func+0x24>
 8005290:	4b07      	ldr	r3, [pc, #28]	@ (80052b0 <__assert_func+0x30>)
 8005292:	9100      	str	r1, [sp, #0]
 8005294:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005298:	4906      	ldr	r1, [pc, #24]	@ (80052b4 <__assert_func+0x34>)
 800529a:	462b      	mov	r3, r5
 800529c:	f000 fc98 	bl	8005bd0 <fiprintf>
 80052a0:	f000 fd54 	bl	8005d4c <abort>
 80052a4:	4b04      	ldr	r3, [pc, #16]	@ (80052b8 <__assert_func+0x38>)
 80052a6:	461c      	mov	r4, r3
 80052a8:	e7f3      	b.n	8005292 <__assert_func+0x12>
 80052aa:	bf00      	nop
 80052ac:	20000038 	.word	0x20000038
 80052b0:	0800645d 	.word	0x0800645d
 80052b4:	0800646a 	.word	0x0800646a
 80052b8:	08006498 	.word	0x08006498

080052bc <__ssputs_r>:
 80052bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052c0:	688e      	ldr	r6, [r1, #8]
 80052c2:	461f      	mov	r7, r3
 80052c4:	42be      	cmp	r6, r7
 80052c6:	680b      	ldr	r3, [r1, #0]
 80052c8:	4682      	mov	sl, r0
 80052ca:	460c      	mov	r4, r1
 80052cc:	4690      	mov	r8, r2
 80052ce:	d82d      	bhi.n	800532c <__ssputs_r+0x70>
 80052d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80052d8:	d026      	beq.n	8005328 <__ssputs_r+0x6c>
 80052da:	6965      	ldr	r5, [r4, #20]
 80052dc:	6909      	ldr	r1, [r1, #16]
 80052de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052e2:	eba3 0901 	sub.w	r9, r3, r1
 80052e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80052ea:	1c7b      	adds	r3, r7, #1
 80052ec:	444b      	add	r3, r9
 80052ee:	106d      	asrs	r5, r5, #1
 80052f0:	429d      	cmp	r5, r3
 80052f2:	bf38      	it	cc
 80052f4:	461d      	movcc	r5, r3
 80052f6:	0553      	lsls	r3, r2, #21
 80052f8:	d527      	bpl.n	800534a <__ssputs_r+0x8e>
 80052fa:	4629      	mov	r1, r5
 80052fc:	f000 f960 	bl	80055c0 <_malloc_r>
 8005300:	4606      	mov	r6, r0
 8005302:	b360      	cbz	r0, 800535e <__ssputs_r+0xa2>
 8005304:	6921      	ldr	r1, [r4, #16]
 8005306:	464a      	mov	r2, r9
 8005308:	f000 fd12 	bl	8005d30 <memcpy>
 800530c:	89a3      	ldrh	r3, [r4, #12]
 800530e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005316:	81a3      	strh	r3, [r4, #12]
 8005318:	6126      	str	r6, [r4, #16]
 800531a:	6165      	str	r5, [r4, #20]
 800531c:	444e      	add	r6, r9
 800531e:	eba5 0509 	sub.w	r5, r5, r9
 8005322:	6026      	str	r6, [r4, #0]
 8005324:	60a5      	str	r5, [r4, #8]
 8005326:	463e      	mov	r6, r7
 8005328:	42be      	cmp	r6, r7
 800532a:	d900      	bls.n	800532e <__ssputs_r+0x72>
 800532c:	463e      	mov	r6, r7
 800532e:	6820      	ldr	r0, [r4, #0]
 8005330:	4632      	mov	r2, r6
 8005332:	4641      	mov	r1, r8
 8005334:	f000 fc8c 	bl	8005c50 <memmove>
 8005338:	68a3      	ldr	r3, [r4, #8]
 800533a:	1b9b      	subs	r3, r3, r6
 800533c:	60a3      	str	r3, [r4, #8]
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	4433      	add	r3, r6
 8005342:	6023      	str	r3, [r4, #0]
 8005344:	2000      	movs	r0, #0
 8005346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800534a:	462a      	mov	r2, r5
 800534c:	f000 fc52 	bl	8005bf4 <_realloc_r>
 8005350:	4606      	mov	r6, r0
 8005352:	2800      	cmp	r0, #0
 8005354:	d1e0      	bne.n	8005318 <__ssputs_r+0x5c>
 8005356:	6921      	ldr	r1, [r4, #16]
 8005358:	4650      	mov	r0, sl
 800535a:	f000 fcff 	bl	8005d5c <_free_r>
 800535e:	230c      	movs	r3, #12
 8005360:	f8ca 3000 	str.w	r3, [sl]
 8005364:	89a3      	ldrh	r3, [r4, #12]
 8005366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800536a:	81a3      	strh	r3, [r4, #12]
 800536c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005370:	e7e9      	b.n	8005346 <__ssputs_r+0x8a>
	...

08005374 <_svfiprintf_r>:
 8005374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005378:	4698      	mov	r8, r3
 800537a:	898b      	ldrh	r3, [r1, #12]
 800537c:	061b      	lsls	r3, r3, #24
 800537e:	b09d      	sub	sp, #116	@ 0x74
 8005380:	4607      	mov	r7, r0
 8005382:	460d      	mov	r5, r1
 8005384:	4614      	mov	r4, r2
 8005386:	d510      	bpl.n	80053aa <_svfiprintf_r+0x36>
 8005388:	690b      	ldr	r3, [r1, #16]
 800538a:	b973      	cbnz	r3, 80053aa <_svfiprintf_r+0x36>
 800538c:	2140      	movs	r1, #64	@ 0x40
 800538e:	f000 f917 	bl	80055c0 <_malloc_r>
 8005392:	6028      	str	r0, [r5, #0]
 8005394:	6128      	str	r0, [r5, #16]
 8005396:	b930      	cbnz	r0, 80053a6 <_svfiprintf_r+0x32>
 8005398:	230c      	movs	r3, #12
 800539a:	603b      	str	r3, [r7, #0]
 800539c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053a0:	b01d      	add	sp, #116	@ 0x74
 80053a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053a6:	2340      	movs	r3, #64	@ 0x40
 80053a8:	616b      	str	r3, [r5, #20]
 80053aa:	2300      	movs	r3, #0
 80053ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80053ae:	2320      	movs	r3, #32
 80053b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80053b8:	2330      	movs	r3, #48	@ 0x30
 80053ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005558 <_svfiprintf_r+0x1e4>
 80053be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053c2:	f04f 0901 	mov.w	r9, #1
 80053c6:	4623      	mov	r3, r4
 80053c8:	469a      	mov	sl, r3
 80053ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053ce:	b10a      	cbz	r2, 80053d4 <_svfiprintf_r+0x60>
 80053d0:	2a25      	cmp	r2, #37	@ 0x25
 80053d2:	d1f9      	bne.n	80053c8 <_svfiprintf_r+0x54>
 80053d4:	ebba 0b04 	subs.w	fp, sl, r4
 80053d8:	d00b      	beq.n	80053f2 <_svfiprintf_r+0x7e>
 80053da:	465b      	mov	r3, fp
 80053dc:	4622      	mov	r2, r4
 80053de:	4629      	mov	r1, r5
 80053e0:	4638      	mov	r0, r7
 80053e2:	f7ff ff6b 	bl	80052bc <__ssputs_r>
 80053e6:	3001      	adds	r0, #1
 80053e8:	f000 80a7 	beq.w	800553a <_svfiprintf_r+0x1c6>
 80053ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053ee:	445a      	add	r2, fp
 80053f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80053f2:	f89a 3000 	ldrb.w	r3, [sl]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f000 809f 	beq.w	800553a <_svfiprintf_r+0x1c6>
 80053fc:	2300      	movs	r3, #0
 80053fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005406:	f10a 0a01 	add.w	sl, sl, #1
 800540a:	9304      	str	r3, [sp, #16]
 800540c:	9307      	str	r3, [sp, #28]
 800540e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005412:	931a      	str	r3, [sp, #104]	@ 0x68
 8005414:	4654      	mov	r4, sl
 8005416:	2205      	movs	r2, #5
 8005418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800541c:	484e      	ldr	r0, [pc, #312]	@ (8005558 <_svfiprintf_r+0x1e4>)
 800541e:	f7fa feef 	bl	8000200 <memchr>
 8005422:	9a04      	ldr	r2, [sp, #16]
 8005424:	b9d8      	cbnz	r0, 800545e <_svfiprintf_r+0xea>
 8005426:	06d0      	lsls	r0, r2, #27
 8005428:	bf44      	itt	mi
 800542a:	2320      	movmi	r3, #32
 800542c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005430:	0711      	lsls	r1, r2, #28
 8005432:	bf44      	itt	mi
 8005434:	232b      	movmi	r3, #43	@ 0x2b
 8005436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800543a:	f89a 3000 	ldrb.w	r3, [sl]
 800543e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005440:	d015      	beq.n	800546e <_svfiprintf_r+0xfa>
 8005442:	9a07      	ldr	r2, [sp, #28]
 8005444:	4654      	mov	r4, sl
 8005446:	2000      	movs	r0, #0
 8005448:	f04f 0c0a 	mov.w	ip, #10
 800544c:	4621      	mov	r1, r4
 800544e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005452:	3b30      	subs	r3, #48	@ 0x30
 8005454:	2b09      	cmp	r3, #9
 8005456:	d94b      	bls.n	80054f0 <_svfiprintf_r+0x17c>
 8005458:	b1b0      	cbz	r0, 8005488 <_svfiprintf_r+0x114>
 800545a:	9207      	str	r2, [sp, #28]
 800545c:	e014      	b.n	8005488 <_svfiprintf_r+0x114>
 800545e:	eba0 0308 	sub.w	r3, r0, r8
 8005462:	fa09 f303 	lsl.w	r3, r9, r3
 8005466:	4313      	orrs	r3, r2
 8005468:	9304      	str	r3, [sp, #16]
 800546a:	46a2      	mov	sl, r4
 800546c:	e7d2      	b.n	8005414 <_svfiprintf_r+0xa0>
 800546e:	9b03      	ldr	r3, [sp, #12]
 8005470:	1d19      	adds	r1, r3, #4
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	9103      	str	r1, [sp, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	bfbb      	ittet	lt
 800547a:	425b      	neglt	r3, r3
 800547c:	f042 0202 	orrlt.w	r2, r2, #2
 8005480:	9307      	strge	r3, [sp, #28]
 8005482:	9307      	strlt	r3, [sp, #28]
 8005484:	bfb8      	it	lt
 8005486:	9204      	strlt	r2, [sp, #16]
 8005488:	7823      	ldrb	r3, [r4, #0]
 800548a:	2b2e      	cmp	r3, #46	@ 0x2e
 800548c:	d10a      	bne.n	80054a4 <_svfiprintf_r+0x130>
 800548e:	7863      	ldrb	r3, [r4, #1]
 8005490:	2b2a      	cmp	r3, #42	@ 0x2a
 8005492:	d132      	bne.n	80054fa <_svfiprintf_r+0x186>
 8005494:	9b03      	ldr	r3, [sp, #12]
 8005496:	1d1a      	adds	r2, r3, #4
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	9203      	str	r2, [sp, #12]
 800549c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054a0:	3402      	adds	r4, #2
 80054a2:	9305      	str	r3, [sp, #20]
 80054a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005568 <_svfiprintf_r+0x1f4>
 80054a8:	7821      	ldrb	r1, [r4, #0]
 80054aa:	2203      	movs	r2, #3
 80054ac:	4650      	mov	r0, sl
 80054ae:	f7fa fea7 	bl	8000200 <memchr>
 80054b2:	b138      	cbz	r0, 80054c4 <_svfiprintf_r+0x150>
 80054b4:	9b04      	ldr	r3, [sp, #16]
 80054b6:	eba0 000a 	sub.w	r0, r0, sl
 80054ba:	2240      	movs	r2, #64	@ 0x40
 80054bc:	4082      	lsls	r2, r0
 80054be:	4313      	orrs	r3, r2
 80054c0:	3401      	adds	r4, #1
 80054c2:	9304      	str	r3, [sp, #16]
 80054c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c8:	4824      	ldr	r0, [pc, #144]	@ (800555c <_svfiprintf_r+0x1e8>)
 80054ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054ce:	2206      	movs	r2, #6
 80054d0:	f7fa fe96 	bl	8000200 <memchr>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	d036      	beq.n	8005546 <_svfiprintf_r+0x1d2>
 80054d8:	4b21      	ldr	r3, [pc, #132]	@ (8005560 <_svfiprintf_r+0x1ec>)
 80054da:	bb1b      	cbnz	r3, 8005524 <_svfiprintf_r+0x1b0>
 80054dc:	9b03      	ldr	r3, [sp, #12]
 80054de:	3307      	adds	r3, #7
 80054e0:	f023 0307 	bic.w	r3, r3, #7
 80054e4:	3308      	adds	r3, #8
 80054e6:	9303      	str	r3, [sp, #12]
 80054e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ea:	4433      	add	r3, r6
 80054ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80054ee:	e76a      	b.n	80053c6 <_svfiprintf_r+0x52>
 80054f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80054f4:	460c      	mov	r4, r1
 80054f6:	2001      	movs	r0, #1
 80054f8:	e7a8      	b.n	800544c <_svfiprintf_r+0xd8>
 80054fa:	2300      	movs	r3, #0
 80054fc:	3401      	adds	r4, #1
 80054fe:	9305      	str	r3, [sp, #20]
 8005500:	4619      	mov	r1, r3
 8005502:	f04f 0c0a 	mov.w	ip, #10
 8005506:	4620      	mov	r0, r4
 8005508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800550c:	3a30      	subs	r2, #48	@ 0x30
 800550e:	2a09      	cmp	r2, #9
 8005510:	d903      	bls.n	800551a <_svfiprintf_r+0x1a6>
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0c6      	beq.n	80054a4 <_svfiprintf_r+0x130>
 8005516:	9105      	str	r1, [sp, #20]
 8005518:	e7c4      	b.n	80054a4 <_svfiprintf_r+0x130>
 800551a:	fb0c 2101 	mla	r1, ip, r1, r2
 800551e:	4604      	mov	r4, r0
 8005520:	2301      	movs	r3, #1
 8005522:	e7f0      	b.n	8005506 <_svfiprintf_r+0x192>
 8005524:	ab03      	add	r3, sp, #12
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	462a      	mov	r2, r5
 800552a:	4b0e      	ldr	r3, [pc, #56]	@ (8005564 <_svfiprintf_r+0x1f0>)
 800552c:	a904      	add	r1, sp, #16
 800552e:	4638      	mov	r0, r7
 8005530:	f3af 8000 	nop.w
 8005534:	1c42      	adds	r2, r0, #1
 8005536:	4606      	mov	r6, r0
 8005538:	d1d6      	bne.n	80054e8 <_svfiprintf_r+0x174>
 800553a:	89ab      	ldrh	r3, [r5, #12]
 800553c:	065b      	lsls	r3, r3, #25
 800553e:	f53f af2d 	bmi.w	800539c <_svfiprintf_r+0x28>
 8005542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005544:	e72c      	b.n	80053a0 <_svfiprintf_r+0x2c>
 8005546:	ab03      	add	r3, sp, #12
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	462a      	mov	r2, r5
 800554c:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <_svfiprintf_r+0x1f0>)
 800554e:	a904      	add	r1, sp, #16
 8005550:	4638      	mov	r0, r7
 8005552:	f000 f923 	bl	800579c <_printf_i>
 8005556:	e7ed      	b.n	8005534 <_svfiprintf_r+0x1c0>
 8005558:	08006499 	.word	0x08006499
 800555c:	080064a3 	.word	0x080064a3
 8005560:	00000000 	.word	0x00000000
 8005564:	080052bd 	.word	0x080052bd
 8005568:	0800649f 	.word	0x0800649f

0800556c <malloc>:
 800556c:	4b02      	ldr	r3, [pc, #8]	@ (8005578 <malloc+0xc>)
 800556e:	4601      	mov	r1, r0
 8005570:	6818      	ldr	r0, [r3, #0]
 8005572:	f000 b825 	b.w	80055c0 <_malloc_r>
 8005576:	bf00      	nop
 8005578:	20000038 	.word	0x20000038

0800557c <sbrk_aligned>:
 800557c:	b570      	push	{r4, r5, r6, lr}
 800557e:	4e0f      	ldr	r6, [pc, #60]	@ (80055bc <sbrk_aligned+0x40>)
 8005580:	460c      	mov	r4, r1
 8005582:	6831      	ldr	r1, [r6, #0]
 8005584:	4605      	mov	r5, r0
 8005586:	b911      	cbnz	r1, 800558e <sbrk_aligned+0x12>
 8005588:	f000 fba0 	bl	8005ccc <_sbrk_r>
 800558c:	6030      	str	r0, [r6, #0]
 800558e:	4621      	mov	r1, r4
 8005590:	4628      	mov	r0, r5
 8005592:	f000 fb9b 	bl	8005ccc <_sbrk_r>
 8005596:	1c43      	adds	r3, r0, #1
 8005598:	d103      	bne.n	80055a2 <sbrk_aligned+0x26>
 800559a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800559e:	4620      	mov	r0, r4
 80055a0:	bd70      	pop	{r4, r5, r6, pc}
 80055a2:	1cc4      	adds	r4, r0, #3
 80055a4:	f024 0403 	bic.w	r4, r4, #3
 80055a8:	42a0      	cmp	r0, r4
 80055aa:	d0f8      	beq.n	800559e <sbrk_aligned+0x22>
 80055ac:	1a21      	subs	r1, r4, r0
 80055ae:	4628      	mov	r0, r5
 80055b0:	f000 fb8c 	bl	8005ccc <_sbrk_r>
 80055b4:	3001      	adds	r0, #1
 80055b6:	d1f2      	bne.n	800559e <sbrk_aligned+0x22>
 80055b8:	e7ef      	b.n	800559a <sbrk_aligned+0x1e>
 80055ba:	bf00      	nop
 80055bc:	20000548 	.word	0x20000548

080055c0 <_malloc_r>:
 80055c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055c4:	1ccd      	adds	r5, r1, #3
 80055c6:	f025 0503 	bic.w	r5, r5, #3
 80055ca:	3508      	adds	r5, #8
 80055cc:	2d0c      	cmp	r5, #12
 80055ce:	bf38      	it	cc
 80055d0:	250c      	movcc	r5, #12
 80055d2:	2d00      	cmp	r5, #0
 80055d4:	4606      	mov	r6, r0
 80055d6:	db01      	blt.n	80055dc <_malloc_r+0x1c>
 80055d8:	42a9      	cmp	r1, r5
 80055da:	d904      	bls.n	80055e6 <_malloc_r+0x26>
 80055dc:	230c      	movs	r3, #12
 80055de:	6033      	str	r3, [r6, #0]
 80055e0:	2000      	movs	r0, #0
 80055e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056bc <_malloc_r+0xfc>
 80055ea:	f000 faa1 	bl	8005b30 <__malloc_lock>
 80055ee:	f8d8 3000 	ldr.w	r3, [r8]
 80055f2:	461c      	mov	r4, r3
 80055f4:	bb44      	cbnz	r4, 8005648 <_malloc_r+0x88>
 80055f6:	4629      	mov	r1, r5
 80055f8:	4630      	mov	r0, r6
 80055fa:	f7ff ffbf 	bl	800557c <sbrk_aligned>
 80055fe:	1c43      	adds	r3, r0, #1
 8005600:	4604      	mov	r4, r0
 8005602:	d158      	bne.n	80056b6 <_malloc_r+0xf6>
 8005604:	f8d8 4000 	ldr.w	r4, [r8]
 8005608:	4627      	mov	r7, r4
 800560a:	2f00      	cmp	r7, #0
 800560c:	d143      	bne.n	8005696 <_malloc_r+0xd6>
 800560e:	2c00      	cmp	r4, #0
 8005610:	d04b      	beq.n	80056aa <_malloc_r+0xea>
 8005612:	6823      	ldr	r3, [r4, #0]
 8005614:	4639      	mov	r1, r7
 8005616:	4630      	mov	r0, r6
 8005618:	eb04 0903 	add.w	r9, r4, r3
 800561c:	f000 fb56 	bl	8005ccc <_sbrk_r>
 8005620:	4581      	cmp	r9, r0
 8005622:	d142      	bne.n	80056aa <_malloc_r+0xea>
 8005624:	6821      	ldr	r1, [r4, #0]
 8005626:	1a6d      	subs	r5, r5, r1
 8005628:	4629      	mov	r1, r5
 800562a:	4630      	mov	r0, r6
 800562c:	f7ff ffa6 	bl	800557c <sbrk_aligned>
 8005630:	3001      	adds	r0, #1
 8005632:	d03a      	beq.n	80056aa <_malloc_r+0xea>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	442b      	add	r3, r5
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	f8d8 3000 	ldr.w	r3, [r8]
 800563e:	685a      	ldr	r2, [r3, #4]
 8005640:	bb62      	cbnz	r2, 800569c <_malloc_r+0xdc>
 8005642:	f8c8 7000 	str.w	r7, [r8]
 8005646:	e00f      	b.n	8005668 <_malloc_r+0xa8>
 8005648:	6822      	ldr	r2, [r4, #0]
 800564a:	1b52      	subs	r2, r2, r5
 800564c:	d420      	bmi.n	8005690 <_malloc_r+0xd0>
 800564e:	2a0b      	cmp	r2, #11
 8005650:	d917      	bls.n	8005682 <_malloc_r+0xc2>
 8005652:	1961      	adds	r1, r4, r5
 8005654:	42a3      	cmp	r3, r4
 8005656:	6025      	str	r5, [r4, #0]
 8005658:	bf18      	it	ne
 800565a:	6059      	strne	r1, [r3, #4]
 800565c:	6863      	ldr	r3, [r4, #4]
 800565e:	bf08      	it	eq
 8005660:	f8c8 1000 	streq.w	r1, [r8]
 8005664:	5162      	str	r2, [r4, r5]
 8005666:	604b      	str	r3, [r1, #4]
 8005668:	4630      	mov	r0, r6
 800566a:	f000 fa67 	bl	8005b3c <__malloc_unlock>
 800566e:	f104 000b 	add.w	r0, r4, #11
 8005672:	1d23      	adds	r3, r4, #4
 8005674:	f020 0007 	bic.w	r0, r0, #7
 8005678:	1ac2      	subs	r2, r0, r3
 800567a:	bf1c      	itt	ne
 800567c:	1a1b      	subne	r3, r3, r0
 800567e:	50a3      	strne	r3, [r4, r2]
 8005680:	e7af      	b.n	80055e2 <_malloc_r+0x22>
 8005682:	6862      	ldr	r2, [r4, #4]
 8005684:	42a3      	cmp	r3, r4
 8005686:	bf0c      	ite	eq
 8005688:	f8c8 2000 	streq.w	r2, [r8]
 800568c:	605a      	strne	r2, [r3, #4]
 800568e:	e7eb      	b.n	8005668 <_malloc_r+0xa8>
 8005690:	4623      	mov	r3, r4
 8005692:	6864      	ldr	r4, [r4, #4]
 8005694:	e7ae      	b.n	80055f4 <_malloc_r+0x34>
 8005696:	463c      	mov	r4, r7
 8005698:	687f      	ldr	r7, [r7, #4]
 800569a:	e7b6      	b.n	800560a <_malloc_r+0x4a>
 800569c:	461a      	mov	r2, r3
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	42a3      	cmp	r3, r4
 80056a2:	d1fb      	bne.n	800569c <_malloc_r+0xdc>
 80056a4:	2300      	movs	r3, #0
 80056a6:	6053      	str	r3, [r2, #4]
 80056a8:	e7de      	b.n	8005668 <_malloc_r+0xa8>
 80056aa:	230c      	movs	r3, #12
 80056ac:	6033      	str	r3, [r6, #0]
 80056ae:	4630      	mov	r0, r6
 80056b0:	f000 fa44 	bl	8005b3c <__malloc_unlock>
 80056b4:	e794      	b.n	80055e0 <_malloc_r+0x20>
 80056b6:	6005      	str	r5, [r0, #0]
 80056b8:	e7d6      	b.n	8005668 <_malloc_r+0xa8>
 80056ba:	bf00      	nop
 80056bc:	2000054c 	.word	0x2000054c

080056c0 <_printf_common>:
 80056c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c4:	4616      	mov	r6, r2
 80056c6:	4698      	mov	r8, r3
 80056c8:	688a      	ldr	r2, [r1, #8]
 80056ca:	690b      	ldr	r3, [r1, #16]
 80056cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056d0:	4293      	cmp	r3, r2
 80056d2:	bfb8      	it	lt
 80056d4:	4613      	movlt	r3, r2
 80056d6:	6033      	str	r3, [r6, #0]
 80056d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056dc:	4607      	mov	r7, r0
 80056de:	460c      	mov	r4, r1
 80056e0:	b10a      	cbz	r2, 80056e6 <_printf_common+0x26>
 80056e2:	3301      	adds	r3, #1
 80056e4:	6033      	str	r3, [r6, #0]
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	0699      	lsls	r1, r3, #26
 80056ea:	bf42      	ittt	mi
 80056ec:	6833      	ldrmi	r3, [r6, #0]
 80056ee:	3302      	addmi	r3, #2
 80056f0:	6033      	strmi	r3, [r6, #0]
 80056f2:	6825      	ldr	r5, [r4, #0]
 80056f4:	f015 0506 	ands.w	r5, r5, #6
 80056f8:	d106      	bne.n	8005708 <_printf_common+0x48>
 80056fa:	f104 0a19 	add.w	sl, r4, #25
 80056fe:	68e3      	ldr	r3, [r4, #12]
 8005700:	6832      	ldr	r2, [r6, #0]
 8005702:	1a9b      	subs	r3, r3, r2
 8005704:	42ab      	cmp	r3, r5
 8005706:	dc26      	bgt.n	8005756 <_printf_common+0x96>
 8005708:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800570c:	6822      	ldr	r2, [r4, #0]
 800570e:	3b00      	subs	r3, #0
 8005710:	bf18      	it	ne
 8005712:	2301      	movne	r3, #1
 8005714:	0692      	lsls	r2, r2, #26
 8005716:	d42b      	bmi.n	8005770 <_printf_common+0xb0>
 8005718:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800571c:	4641      	mov	r1, r8
 800571e:	4638      	mov	r0, r7
 8005720:	47c8      	blx	r9
 8005722:	3001      	adds	r0, #1
 8005724:	d01e      	beq.n	8005764 <_printf_common+0xa4>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	6922      	ldr	r2, [r4, #16]
 800572a:	f003 0306 	and.w	r3, r3, #6
 800572e:	2b04      	cmp	r3, #4
 8005730:	bf02      	ittt	eq
 8005732:	68e5      	ldreq	r5, [r4, #12]
 8005734:	6833      	ldreq	r3, [r6, #0]
 8005736:	1aed      	subeq	r5, r5, r3
 8005738:	68a3      	ldr	r3, [r4, #8]
 800573a:	bf0c      	ite	eq
 800573c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005740:	2500      	movne	r5, #0
 8005742:	4293      	cmp	r3, r2
 8005744:	bfc4      	itt	gt
 8005746:	1a9b      	subgt	r3, r3, r2
 8005748:	18ed      	addgt	r5, r5, r3
 800574a:	2600      	movs	r6, #0
 800574c:	341a      	adds	r4, #26
 800574e:	42b5      	cmp	r5, r6
 8005750:	d11a      	bne.n	8005788 <_printf_common+0xc8>
 8005752:	2000      	movs	r0, #0
 8005754:	e008      	b.n	8005768 <_printf_common+0xa8>
 8005756:	2301      	movs	r3, #1
 8005758:	4652      	mov	r2, sl
 800575a:	4641      	mov	r1, r8
 800575c:	4638      	mov	r0, r7
 800575e:	47c8      	blx	r9
 8005760:	3001      	adds	r0, #1
 8005762:	d103      	bne.n	800576c <_printf_common+0xac>
 8005764:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576c:	3501      	adds	r5, #1
 800576e:	e7c6      	b.n	80056fe <_printf_common+0x3e>
 8005770:	18e1      	adds	r1, r4, r3
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	2030      	movs	r0, #48	@ 0x30
 8005776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800577a:	4422      	add	r2, r4
 800577c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005784:	3302      	adds	r3, #2
 8005786:	e7c7      	b.n	8005718 <_printf_common+0x58>
 8005788:	2301      	movs	r3, #1
 800578a:	4622      	mov	r2, r4
 800578c:	4641      	mov	r1, r8
 800578e:	4638      	mov	r0, r7
 8005790:	47c8      	blx	r9
 8005792:	3001      	adds	r0, #1
 8005794:	d0e6      	beq.n	8005764 <_printf_common+0xa4>
 8005796:	3601      	adds	r6, #1
 8005798:	e7d9      	b.n	800574e <_printf_common+0x8e>
	...

0800579c <_printf_i>:
 800579c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	7e0f      	ldrb	r7, [r1, #24]
 80057a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057a4:	2f78      	cmp	r7, #120	@ 0x78
 80057a6:	4691      	mov	r9, r2
 80057a8:	4680      	mov	r8, r0
 80057aa:	460c      	mov	r4, r1
 80057ac:	469a      	mov	sl, r3
 80057ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057b2:	d807      	bhi.n	80057c4 <_printf_i+0x28>
 80057b4:	2f62      	cmp	r7, #98	@ 0x62
 80057b6:	d80a      	bhi.n	80057ce <_printf_i+0x32>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	f000 80d1 	beq.w	8005960 <_printf_i+0x1c4>
 80057be:	2f58      	cmp	r7, #88	@ 0x58
 80057c0:	f000 80b8 	beq.w	8005934 <_printf_i+0x198>
 80057c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057cc:	e03a      	b.n	8005844 <_printf_i+0xa8>
 80057ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057d2:	2b15      	cmp	r3, #21
 80057d4:	d8f6      	bhi.n	80057c4 <_printf_i+0x28>
 80057d6:	a101      	add	r1, pc, #4	@ (adr r1, 80057dc <_printf_i+0x40>)
 80057d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057dc:	08005835 	.word	0x08005835
 80057e0:	08005849 	.word	0x08005849
 80057e4:	080057c5 	.word	0x080057c5
 80057e8:	080057c5 	.word	0x080057c5
 80057ec:	080057c5 	.word	0x080057c5
 80057f0:	080057c5 	.word	0x080057c5
 80057f4:	08005849 	.word	0x08005849
 80057f8:	080057c5 	.word	0x080057c5
 80057fc:	080057c5 	.word	0x080057c5
 8005800:	080057c5 	.word	0x080057c5
 8005804:	080057c5 	.word	0x080057c5
 8005808:	08005947 	.word	0x08005947
 800580c:	08005873 	.word	0x08005873
 8005810:	08005901 	.word	0x08005901
 8005814:	080057c5 	.word	0x080057c5
 8005818:	080057c5 	.word	0x080057c5
 800581c:	08005969 	.word	0x08005969
 8005820:	080057c5 	.word	0x080057c5
 8005824:	08005873 	.word	0x08005873
 8005828:	080057c5 	.word	0x080057c5
 800582c:	080057c5 	.word	0x080057c5
 8005830:	08005909 	.word	0x08005909
 8005834:	6833      	ldr	r3, [r6, #0]
 8005836:	1d1a      	adds	r2, r3, #4
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6032      	str	r2, [r6, #0]
 800583c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005844:	2301      	movs	r3, #1
 8005846:	e09c      	b.n	8005982 <_printf_i+0x1e6>
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	1d19      	adds	r1, r3, #4
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	0606      	lsls	r6, r0, #24
 8005852:	d501      	bpl.n	8005858 <_printf_i+0xbc>
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	e003      	b.n	8005860 <_printf_i+0xc4>
 8005858:	0645      	lsls	r5, r0, #25
 800585a:	d5fb      	bpl.n	8005854 <_printf_i+0xb8>
 800585c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005860:	2d00      	cmp	r5, #0
 8005862:	da03      	bge.n	800586c <_printf_i+0xd0>
 8005864:	232d      	movs	r3, #45	@ 0x2d
 8005866:	426d      	negs	r5, r5
 8005868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800586c:	4858      	ldr	r0, [pc, #352]	@ (80059d0 <_printf_i+0x234>)
 800586e:	230a      	movs	r3, #10
 8005870:	e011      	b.n	8005896 <_printf_i+0xfa>
 8005872:	6821      	ldr	r1, [r4, #0]
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	0608      	lsls	r0, r1, #24
 8005878:	f853 5b04 	ldr.w	r5, [r3], #4
 800587c:	d402      	bmi.n	8005884 <_printf_i+0xe8>
 800587e:	0649      	lsls	r1, r1, #25
 8005880:	bf48      	it	mi
 8005882:	b2ad      	uxthmi	r5, r5
 8005884:	2f6f      	cmp	r7, #111	@ 0x6f
 8005886:	4852      	ldr	r0, [pc, #328]	@ (80059d0 <_printf_i+0x234>)
 8005888:	6033      	str	r3, [r6, #0]
 800588a:	bf14      	ite	ne
 800588c:	230a      	movne	r3, #10
 800588e:	2308      	moveq	r3, #8
 8005890:	2100      	movs	r1, #0
 8005892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005896:	6866      	ldr	r6, [r4, #4]
 8005898:	60a6      	str	r6, [r4, #8]
 800589a:	2e00      	cmp	r6, #0
 800589c:	db05      	blt.n	80058aa <_printf_i+0x10e>
 800589e:	6821      	ldr	r1, [r4, #0]
 80058a0:	432e      	orrs	r6, r5
 80058a2:	f021 0104 	bic.w	r1, r1, #4
 80058a6:	6021      	str	r1, [r4, #0]
 80058a8:	d04b      	beq.n	8005942 <_printf_i+0x1a6>
 80058aa:	4616      	mov	r6, r2
 80058ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80058b0:	fb03 5711 	mls	r7, r3, r1, r5
 80058b4:	5dc7      	ldrb	r7, [r0, r7]
 80058b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ba:	462f      	mov	r7, r5
 80058bc:	42bb      	cmp	r3, r7
 80058be:	460d      	mov	r5, r1
 80058c0:	d9f4      	bls.n	80058ac <_printf_i+0x110>
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d10b      	bne.n	80058de <_printf_i+0x142>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	07df      	lsls	r7, r3, #31
 80058ca:	d508      	bpl.n	80058de <_printf_i+0x142>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	6861      	ldr	r1, [r4, #4]
 80058d0:	4299      	cmp	r1, r3
 80058d2:	bfde      	ittt	le
 80058d4:	2330      	movle	r3, #48	@ 0x30
 80058d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80058de:	1b92      	subs	r2, r2, r6
 80058e0:	6122      	str	r2, [r4, #16]
 80058e2:	f8cd a000 	str.w	sl, [sp]
 80058e6:	464b      	mov	r3, r9
 80058e8:	aa03      	add	r2, sp, #12
 80058ea:	4621      	mov	r1, r4
 80058ec:	4640      	mov	r0, r8
 80058ee:	f7ff fee7 	bl	80056c0 <_printf_common>
 80058f2:	3001      	adds	r0, #1
 80058f4:	d14a      	bne.n	800598c <_printf_i+0x1f0>
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	f043 0320 	orr.w	r3, r3, #32
 8005906:	6023      	str	r3, [r4, #0]
 8005908:	4832      	ldr	r0, [pc, #200]	@ (80059d4 <_printf_i+0x238>)
 800590a:	2778      	movs	r7, #120	@ 0x78
 800590c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	6831      	ldr	r1, [r6, #0]
 8005914:	061f      	lsls	r7, r3, #24
 8005916:	f851 5b04 	ldr.w	r5, [r1], #4
 800591a:	d402      	bmi.n	8005922 <_printf_i+0x186>
 800591c:	065f      	lsls	r7, r3, #25
 800591e:	bf48      	it	mi
 8005920:	b2ad      	uxthmi	r5, r5
 8005922:	6031      	str	r1, [r6, #0]
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	bf44      	itt	mi
 8005928:	f043 0320 	orrmi.w	r3, r3, #32
 800592c:	6023      	strmi	r3, [r4, #0]
 800592e:	b11d      	cbz	r5, 8005938 <_printf_i+0x19c>
 8005930:	2310      	movs	r3, #16
 8005932:	e7ad      	b.n	8005890 <_printf_i+0xf4>
 8005934:	4826      	ldr	r0, [pc, #152]	@ (80059d0 <_printf_i+0x234>)
 8005936:	e7e9      	b.n	800590c <_printf_i+0x170>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	e7f6      	b.n	8005930 <_printf_i+0x194>
 8005942:	4616      	mov	r6, r2
 8005944:	e7bd      	b.n	80058c2 <_printf_i+0x126>
 8005946:	6833      	ldr	r3, [r6, #0]
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	6961      	ldr	r1, [r4, #20]
 800594c:	1d18      	adds	r0, r3, #4
 800594e:	6030      	str	r0, [r6, #0]
 8005950:	062e      	lsls	r6, r5, #24
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	d501      	bpl.n	800595a <_printf_i+0x1be>
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	e002      	b.n	8005960 <_printf_i+0x1c4>
 800595a:	0668      	lsls	r0, r5, #25
 800595c:	d5fb      	bpl.n	8005956 <_printf_i+0x1ba>
 800595e:	8019      	strh	r1, [r3, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	6123      	str	r3, [r4, #16]
 8005964:	4616      	mov	r6, r2
 8005966:	e7bc      	b.n	80058e2 <_printf_i+0x146>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	1d1a      	adds	r2, r3, #4
 800596c:	6032      	str	r2, [r6, #0]
 800596e:	681e      	ldr	r6, [r3, #0]
 8005970:	6862      	ldr	r2, [r4, #4]
 8005972:	2100      	movs	r1, #0
 8005974:	4630      	mov	r0, r6
 8005976:	f7fa fc43 	bl	8000200 <memchr>
 800597a:	b108      	cbz	r0, 8005980 <_printf_i+0x1e4>
 800597c:	1b80      	subs	r0, r0, r6
 800597e:	6060      	str	r0, [r4, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	2300      	movs	r3, #0
 8005986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598a:	e7aa      	b.n	80058e2 <_printf_i+0x146>
 800598c:	6923      	ldr	r3, [r4, #16]
 800598e:	4632      	mov	r2, r6
 8005990:	4649      	mov	r1, r9
 8005992:	4640      	mov	r0, r8
 8005994:	47d0      	blx	sl
 8005996:	3001      	adds	r0, #1
 8005998:	d0ad      	beq.n	80058f6 <_printf_i+0x15a>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	079b      	lsls	r3, r3, #30
 800599e:	d413      	bmi.n	80059c8 <_printf_i+0x22c>
 80059a0:	68e0      	ldr	r0, [r4, #12]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	4298      	cmp	r0, r3
 80059a6:	bfb8      	it	lt
 80059a8:	4618      	movlt	r0, r3
 80059aa:	e7a6      	b.n	80058fa <_printf_i+0x15e>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4632      	mov	r2, r6
 80059b0:	4649      	mov	r1, r9
 80059b2:	4640      	mov	r0, r8
 80059b4:	47d0      	blx	sl
 80059b6:	3001      	adds	r0, #1
 80059b8:	d09d      	beq.n	80058f6 <_printf_i+0x15a>
 80059ba:	3501      	adds	r5, #1
 80059bc:	68e3      	ldr	r3, [r4, #12]
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	1a5b      	subs	r3, r3, r1
 80059c2:	42ab      	cmp	r3, r5
 80059c4:	dcf2      	bgt.n	80059ac <_printf_i+0x210>
 80059c6:	e7eb      	b.n	80059a0 <_printf_i+0x204>
 80059c8:	2500      	movs	r5, #0
 80059ca:	f104 0619 	add.w	r6, r4, #25
 80059ce:	e7f5      	b.n	80059bc <_printf_i+0x220>
 80059d0:	080064aa 	.word	0x080064aa
 80059d4:	080064bb 	.word	0x080064bb

080059d8 <__sflush_r>:
 80059d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059e0:	0716      	lsls	r6, r2, #28
 80059e2:	4605      	mov	r5, r0
 80059e4:	460c      	mov	r4, r1
 80059e6:	d454      	bmi.n	8005a92 <__sflush_r+0xba>
 80059e8:	684b      	ldr	r3, [r1, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	dc02      	bgt.n	80059f4 <__sflush_r+0x1c>
 80059ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	dd48      	ble.n	8005a86 <__sflush_r+0xae>
 80059f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80059f6:	2e00      	cmp	r6, #0
 80059f8:	d045      	beq.n	8005a86 <__sflush_r+0xae>
 80059fa:	2300      	movs	r3, #0
 80059fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a00:	682f      	ldr	r7, [r5, #0]
 8005a02:	6a21      	ldr	r1, [r4, #32]
 8005a04:	602b      	str	r3, [r5, #0]
 8005a06:	d030      	beq.n	8005a6a <__sflush_r+0x92>
 8005a08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a0a:	89a3      	ldrh	r3, [r4, #12]
 8005a0c:	0759      	lsls	r1, r3, #29
 8005a0e:	d505      	bpl.n	8005a1c <__sflush_r+0x44>
 8005a10:	6863      	ldr	r3, [r4, #4]
 8005a12:	1ad2      	subs	r2, r2, r3
 8005a14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a16:	b10b      	cbz	r3, 8005a1c <__sflush_r+0x44>
 8005a18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a1a:	1ad2      	subs	r2, r2, r3
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a20:	6a21      	ldr	r1, [r4, #32]
 8005a22:	4628      	mov	r0, r5
 8005a24:	47b0      	blx	r6
 8005a26:	1c43      	adds	r3, r0, #1
 8005a28:	89a3      	ldrh	r3, [r4, #12]
 8005a2a:	d106      	bne.n	8005a3a <__sflush_r+0x62>
 8005a2c:	6829      	ldr	r1, [r5, #0]
 8005a2e:	291d      	cmp	r1, #29
 8005a30:	d82b      	bhi.n	8005a8a <__sflush_r+0xb2>
 8005a32:	4a2a      	ldr	r2, [pc, #168]	@ (8005adc <__sflush_r+0x104>)
 8005a34:	40ca      	lsrs	r2, r1
 8005a36:	07d6      	lsls	r6, r2, #31
 8005a38:	d527      	bpl.n	8005a8a <__sflush_r+0xb2>
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	6062      	str	r2, [r4, #4]
 8005a3e:	04d9      	lsls	r1, r3, #19
 8005a40:	6922      	ldr	r2, [r4, #16]
 8005a42:	6022      	str	r2, [r4, #0]
 8005a44:	d504      	bpl.n	8005a50 <__sflush_r+0x78>
 8005a46:	1c42      	adds	r2, r0, #1
 8005a48:	d101      	bne.n	8005a4e <__sflush_r+0x76>
 8005a4a:	682b      	ldr	r3, [r5, #0]
 8005a4c:	b903      	cbnz	r3, 8005a50 <__sflush_r+0x78>
 8005a4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a52:	602f      	str	r7, [r5, #0]
 8005a54:	b1b9      	cbz	r1, 8005a86 <__sflush_r+0xae>
 8005a56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a5a:	4299      	cmp	r1, r3
 8005a5c:	d002      	beq.n	8005a64 <__sflush_r+0x8c>
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f000 f97c 	bl	8005d5c <_free_r>
 8005a64:	2300      	movs	r3, #0
 8005a66:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a68:	e00d      	b.n	8005a86 <__sflush_r+0xae>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	47b0      	blx	r6
 8005a70:	4602      	mov	r2, r0
 8005a72:	1c50      	adds	r0, r2, #1
 8005a74:	d1c9      	bne.n	8005a0a <__sflush_r+0x32>
 8005a76:	682b      	ldr	r3, [r5, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0c6      	beq.n	8005a0a <__sflush_r+0x32>
 8005a7c:	2b1d      	cmp	r3, #29
 8005a7e:	d001      	beq.n	8005a84 <__sflush_r+0xac>
 8005a80:	2b16      	cmp	r3, #22
 8005a82:	d11e      	bne.n	8005ac2 <__sflush_r+0xea>
 8005a84:	602f      	str	r7, [r5, #0]
 8005a86:	2000      	movs	r0, #0
 8005a88:	e022      	b.n	8005ad0 <__sflush_r+0xf8>
 8005a8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a8e:	b21b      	sxth	r3, r3
 8005a90:	e01b      	b.n	8005aca <__sflush_r+0xf2>
 8005a92:	690f      	ldr	r7, [r1, #16]
 8005a94:	2f00      	cmp	r7, #0
 8005a96:	d0f6      	beq.n	8005a86 <__sflush_r+0xae>
 8005a98:	0793      	lsls	r3, r2, #30
 8005a9a:	680e      	ldr	r6, [r1, #0]
 8005a9c:	bf08      	it	eq
 8005a9e:	694b      	ldreq	r3, [r1, #20]
 8005aa0:	600f      	str	r7, [r1, #0]
 8005aa2:	bf18      	it	ne
 8005aa4:	2300      	movne	r3, #0
 8005aa6:	eba6 0807 	sub.w	r8, r6, r7
 8005aaa:	608b      	str	r3, [r1, #8]
 8005aac:	f1b8 0f00 	cmp.w	r8, #0
 8005ab0:	dde9      	ble.n	8005a86 <__sflush_r+0xae>
 8005ab2:	6a21      	ldr	r1, [r4, #32]
 8005ab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ab6:	4643      	mov	r3, r8
 8005ab8:	463a      	mov	r2, r7
 8005aba:	4628      	mov	r0, r5
 8005abc:	47b0      	blx	r6
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	dc08      	bgt.n	8005ad4 <__sflush_r+0xfc>
 8005ac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aca:	81a3      	strh	r3, [r4, #12]
 8005acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ad4:	4407      	add	r7, r0
 8005ad6:	eba8 0800 	sub.w	r8, r8, r0
 8005ada:	e7e7      	b.n	8005aac <__sflush_r+0xd4>
 8005adc:	20400001 	.word	0x20400001

08005ae0 <_fflush_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	690b      	ldr	r3, [r1, #16]
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	b913      	cbnz	r3, 8005af0 <_fflush_r+0x10>
 8005aea:	2500      	movs	r5, #0
 8005aec:	4628      	mov	r0, r5
 8005aee:	bd38      	pop	{r3, r4, r5, pc}
 8005af0:	b118      	cbz	r0, 8005afa <_fflush_r+0x1a>
 8005af2:	6a03      	ldr	r3, [r0, #32]
 8005af4:	b90b      	cbnz	r3, 8005afa <_fflush_r+0x1a>
 8005af6:	f7ff fa63 	bl	8004fc0 <__sinit>
 8005afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0f3      	beq.n	8005aea <_fflush_r+0xa>
 8005b02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b04:	07d0      	lsls	r0, r2, #31
 8005b06:	d404      	bmi.n	8005b12 <_fflush_r+0x32>
 8005b08:	0599      	lsls	r1, r3, #22
 8005b0a:	d402      	bmi.n	8005b12 <_fflush_r+0x32>
 8005b0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b0e:	f7ff fbb4 	bl	800527a <__retarget_lock_acquire_recursive>
 8005b12:	4628      	mov	r0, r5
 8005b14:	4621      	mov	r1, r4
 8005b16:	f7ff ff5f 	bl	80059d8 <__sflush_r>
 8005b1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b1c:	07da      	lsls	r2, r3, #31
 8005b1e:	4605      	mov	r5, r0
 8005b20:	d4e4      	bmi.n	8005aec <_fflush_r+0xc>
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	059b      	lsls	r3, r3, #22
 8005b26:	d4e1      	bmi.n	8005aec <_fflush_r+0xc>
 8005b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b2a:	f7ff fba7 	bl	800527c <__retarget_lock_release_recursive>
 8005b2e:	e7dd      	b.n	8005aec <_fflush_r+0xc>

08005b30 <__malloc_lock>:
 8005b30:	4801      	ldr	r0, [pc, #4]	@ (8005b38 <__malloc_lock+0x8>)
 8005b32:	f7ff bba2 	b.w	800527a <__retarget_lock_acquire_recursive>
 8005b36:	bf00      	nop
 8005b38:	20000544 	.word	0x20000544

08005b3c <__malloc_unlock>:
 8005b3c:	4801      	ldr	r0, [pc, #4]	@ (8005b44 <__malloc_unlock+0x8>)
 8005b3e:	f7ff bb9d 	b.w	800527c <__retarget_lock_release_recursive>
 8005b42:	bf00      	nop
 8005b44:	20000544 	.word	0x20000544

08005b48 <__sread>:
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b50:	f000 f8aa 	bl	8005ca8 <_read_r>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	bfab      	itete	ge
 8005b58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b5c:	181b      	addge	r3, r3, r0
 8005b5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b62:	bfac      	ite	ge
 8005b64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b66:	81a3      	strhlt	r3, [r4, #12]
 8005b68:	bd10      	pop	{r4, pc}

08005b6a <__swrite>:
 8005b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b6e:	461f      	mov	r7, r3
 8005b70:	898b      	ldrh	r3, [r1, #12]
 8005b72:	05db      	lsls	r3, r3, #23
 8005b74:	4605      	mov	r5, r0
 8005b76:	460c      	mov	r4, r1
 8005b78:	4616      	mov	r6, r2
 8005b7a:	d505      	bpl.n	8005b88 <__swrite+0x1e>
 8005b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b80:	2302      	movs	r3, #2
 8005b82:	2200      	movs	r2, #0
 8005b84:	f000 f87e 	bl	8005c84 <_lseek_r>
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b92:	81a3      	strh	r3, [r4, #12]
 8005b94:	4632      	mov	r2, r6
 8005b96:	463b      	mov	r3, r7
 8005b98:	4628      	mov	r0, r5
 8005b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9e:	f000 b8a5 	b.w	8005cec <_write_r>

08005ba2 <__sseek>:
 8005ba2:	b510      	push	{r4, lr}
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005baa:	f000 f86b 	bl	8005c84 <_lseek_r>
 8005bae:	1c43      	adds	r3, r0, #1
 8005bb0:	89a3      	ldrh	r3, [r4, #12]
 8005bb2:	bf15      	itete	ne
 8005bb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bbe:	81a3      	strheq	r3, [r4, #12]
 8005bc0:	bf18      	it	ne
 8005bc2:	81a3      	strhne	r3, [r4, #12]
 8005bc4:	bd10      	pop	{r4, pc}

08005bc6 <__sclose>:
 8005bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bca:	f000 b8a1 	b.w	8005d10 <_close_r>
	...

08005bd0 <fiprintf>:
 8005bd0:	b40e      	push	{r1, r2, r3}
 8005bd2:	b503      	push	{r0, r1, lr}
 8005bd4:	4601      	mov	r1, r0
 8005bd6:	ab03      	add	r3, sp, #12
 8005bd8:	4805      	ldr	r0, [pc, #20]	@ (8005bf0 <fiprintf+0x20>)
 8005bda:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bde:	6800      	ldr	r0, [r0, #0]
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	f000 f92f 	bl	8005e44 <_vfiprintf_r>
 8005be6:	b002      	add	sp, #8
 8005be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bec:	b003      	add	sp, #12
 8005bee:	4770      	bx	lr
 8005bf0:	20000038 	.word	0x20000038

08005bf4 <_realloc_r>:
 8005bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf8:	4607      	mov	r7, r0
 8005bfa:	4614      	mov	r4, r2
 8005bfc:	460d      	mov	r5, r1
 8005bfe:	b921      	cbnz	r1, 8005c0a <_realloc_r+0x16>
 8005c00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c04:	4611      	mov	r1, r2
 8005c06:	f7ff bcdb 	b.w	80055c0 <_malloc_r>
 8005c0a:	b92a      	cbnz	r2, 8005c18 <_realloc_r+0x24>
 8005c0c:	f000 f8a6 	bl	8005d5c <_free_r>
 8005c10:	4625      	mov	r5, r4
 8005c12:	4628      	mov	r0, r5
 8005c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c18:	f000 fa2c 	bl	8006074 <_malloc_usable_size_r>
 8005c1c:	4284      	cmp	r4, r0
 8005c1e:	4606      	mov	r6, r0
 8005c20:	d802      	bhi.n	8005c28 <_realloc_r+0x34>
 8005c22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c26:	d8f4      	bhi.n	8005c12 <_realloc_r+0x1e>
 8005c28:	4621      	mov	r1, r4
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	f7ff fcc8 	bl	80055c0 <_malloc_r>
 8005c30:	4680      	mov	r8, r0
 8005c32:	b908      	cbnz	r0, 8005c38 <_realloc_r+0x44>
 8005c34:	4645      	mov	r5, r8
 8005c36:	e7ec      	b.n	8005c12 <_realloc_r+0x1e>
 8005c38:	42b4      	cmp	r4, r6
 8005c3a:	4622      	mov	r2, r4
 8005c3c:	4629      	mov	r1, r5
 8005c3e:	bf28      	it	cs
 8005c40:	4632      	movcs	r2, r6
 8005c42:	f000 f875 	bl	8005d30 <memcpy>
 8005c46:	4629      	mov	r1, r5
 8005c48:	4638      	mov	r0, r7
 8005c4a:	f000 f887 	bl	8005d5c <_free_r>
 8005c4e:	e7f1      	b.n	8005c34 <_realloc_r+0x40>

08005c50 <memmove>:
 8005c50:	4288      	cmp	r0, r1
 8005c52:	b510      	push	{r4, lr}
 8005c54:	eb01 0402 	add.w	r4, r1, r2
 8005c58:	d902      	bls.n	8005c60 <memmove+0x10>
 8005c5a:	4284      	cmp	r4, r0
 8005c5c:	4623      	mov	r3, r4
 8005c5e:	d807      	bhi.n	8005c70 <memmove+0x20>
 8005c60:	1e43      	subs	r3, r0, #1
 8005c62:	42a1      	cmp	r1, r4
 8005c64:	d008      	beq.n	8005c78 <memmove+0x28>
 8005c66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c6e:	e7f8      	b.n	8005c62 <memmove+0x12>
 8005c70:	4402      	add	r2, r0
 8005c72:	4601      	mov	r1, r0
 8005c74:	428a      	cmp	r2, r1
 8005c76:	d100      	bne.n	8005c7a <memmove+0x2a>
 8005c78:	bd10      	pop	{r4, pc}
 8005c7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c82:	e7f7      	b.n	8005c74 <memmove+0x24>

08005c84 <_lseek_r>:
 8005c84:	b538      	push	{r3, r4, r5, lr}
 8005c86:	4d07      	ldr	r5, [pc, #28]	@ (8005ca4 <_lseek_r+0x20>)
 8005c88:	4604      	mov	r4, r0
 8005c8a:	4608      	mov	r0, r1
 8005c8c:	4611      	mov	r1, r2
 8005c8e:	2200      	movs	r2, #0
 8005c90:	602a      	str	r2, [r5, #0]
 8005c92:	461a      	mov	r2, r3
 8005c94:	f7fb ff37 	bl	8001b06 <_lseek>
 8005c98:	1c43      	adds	r3, r0, #1
 8005c9a:	d102      	bne.n	8005ca2 <_lseek_r+0x1e>
 8005c9c:	682b      	ldr	r3, [r5, #0]
 8005c9e:	b103      	cbz	r3, 8005ca2 <_lseek_r+0x1e>
 8005ca0:	6023      	str	r3, [r4, #0]
 8005ca2:	bd38      	pop	{r3, r4, r5, pc}
 8005ca4:	20000550 	.word	0x20000550

08005ca8 <_read_r>:
 8005ca8:	b538      	push	{r3, r4, r5, lr}
 8005caa:	4d07      	ldr	r5, [pc, #28]	@ (8005cc8 <_read_r+0x20>)
 8005cac:	4604      	mov	r4, r0
 8005cae:	4608      	mov	r0, r1
 8005cb0:	4611      	mov	r1, r2
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	602a      	str	r2, [r5, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	f7fb fec5 	bl	8001a46 <_read>
 8005cbc:	1c43      	adds	r3, r0, #1
 8005cbe:	d102      	bne.n	8005cc6 <_read_r+0x1e>
 8005cc0:	682b      	ldr	r3, [r5, #0]
 8005cc2:	b103      	cbz	r3, 8005cc6 <_read_r+0x1e>
 8005cc4:	6023      	str	r3, [r4, #0]
 8005cc6:	bd38      	pop	{r3, r4, r5, pc}
 8005cc8:	20000550 	.word	0x20000550

08005ccc <_sbrk_r>:
 8005ccc:	b538      	push	{r3, r4, r5, lr}
 8005cce:	4d06      	ldr	r5, [pc, #24]	@ (8005ce8 <_sbrk_r+0x1c>)
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	4608      	mov	r0, r1
 8005cd6:	602b      	str	r3, [r5, #0]
 8005cd8:	f7fb ff22 	bl	8001b20 <_sbrk>
 8005cdc:	1c43      	adds	r3, r0, #1
 8005cde:	d102      	bne.n	8005ce6 <_sbrk_r+0x1a>
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	b103      	cbz	r3, 8005ce6 <_sbrk_r+0x1a>
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	bd38      	pop	{r3, r4, r5, pc}
 8005ce8:	20000550 	.word	0x20000550

08005cec <_write_r>:
 8005cec:	b538      	push	{r3, r4, r5, lr}
 8005cee:	4d07      	ldr	r5, [pc, #28]	@ (8005d0c <_write_r+0x20>)
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	4608      	mov	r0, r1
 8005cf4:	4611      	mov	r1, r2
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	602a      	str	r2, [r5, #0]
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	f7fb fec0 	bl	8001a80 <_write>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	d102      	bne.n	8005d0a <_write_r+0x1e>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	b103      	cbz	r3, 8005d0a <_write_r+0x1e>
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	20000550 	.word	0x20000550

08005d10 <_close_r>:
 8005d10:	b538      	push	{r3, r4, r5, lr}
 8005d12:	4d06      	ldr	r5, [pc, #24]	@ (8005d2c <_close_r+0x1c>)
 8005d14:	2300      	movs	r3, #0
 8005d16:	4604      	mov	r4, r0
 8005d18:	4608      	mov	r0, r1
 8005d1a:	602b      	str	r3, [r5, #0]
 8005d1c:	f7fb fecc 	bl	8001ab8 <_close>
 8005d20:	1c43      	adds	r3, r0, #1
 8005d22:	d102      	bne.n	8005d2a <_close_r+0x1a>
 8005d24:	682b      	ldr	r3, [r5, #0]
 8005d26:	b103      	cbz	r3, 8005d2a <_close_r+0x1a>
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	bd38      	pop	{r3, r4, r5, pc}
 8005d2c:	20000550 	.word	0x20000550

08005d30 <memcpy>:
 8005d30:	440a      	add	r2, r1
 8005d32:	4291      	cmp	r1, r2
 8005d34:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005d38:	d100      	bne.n	8005d3c <memcpy+0xc>
 8005d3a:	4770      	bx	lr
 8005d3c:	b510      	push	{r4, lr}
 8005d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d46:	4291      	cmp	r1, r2
 8005d48:	d1f9      	bne.n	8005d3e <memcpy+0xe>
 8005d4a:	bd10      	pop	{r4, pc}

08005d4c <abort>:
 8005d4c:	b508      	push	{r3, lr}
 8005d4e:	2006      	movs	r0, #6
 8005d50:	f000 fab6 	bl	80062c0 <raise>
 8005d54:	2001      	movs	r0, #1
 8005d56:	f7fb fe6b 	bl	8001a30 <_exit>
	...

08005d5c <_free_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4605      	mov	r5, r0
 8005d60:	2900      	cmp	r1, #0
 8005d62:	d041      	beq.n	8005de8 <_free_r+0x8c>
 8005d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d68:	1f0c      	subs	r4, r1, #4
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	bfb8      	it	lt
 8005d6e:	18e4      	addlt	r4, r4, r3
 8005d70:	f7ff fede 	bl	8005b30 <__malloc_lock>
 8005d74:	4a1d      	ldr	r2, [pc, #116]	@ (8005dec <_free_r+0x90>)
 8005d76:	6813      	ldr	r3, [r2, #0]
 8005d78:	b933      	cbnz	r3, 8005d88 <_free_r+0x2c>
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	6014      	str	r4, [r2, #0]
 8005d7e:	4628      	mov	r0, r5
 8005d80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d84:	f7ff beda 	b.w	8005b3c <__malloc_unlock>
 8005d88:	42a3      	cmp	r3, r4
 8005d8a:	d908      	bls.n	8005d9e <_free_r+0x42>
 8005d8c:	6820      	ldr	r0, [r4, #0]
 8005d8e:	1821      	adds	r1, r4, r0
 8005d90:	428b      	cmp	r3, r1
 8005d92:	bf01      	itttt	eq
 8005d94:	6819      	ldreq	r1, [r3, #0]
 8005d96:	685b      	ldreq	r3, [r3, #4]
 8005d98:	1809      	addeq	r1, r1, r0
 8005d9a:	6021      	streq	r1, [r4, #0]
 8005d9c:	e7ed      	b.n	8005d7a <_free_r+0x1e>
 8005d9e:	461a      	mov	r2, r3
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	b10b      	cbz	r3, 8005da8 <_free_r+0x4c>
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	d9fa      	bls.n	8005d9e <_free_r+0x42>
 8005da8:	6811      	ldr	r1, [r2, #0]
 8005daa:	1850      	adds	r0, r2, r1
 8005dac:	42a0      	cmp	r0, r4
 8005dae:	d10b      	bne.n	8005dc8 <_free_r+0x6c>
 8005db0:	6820      	ldr	r0, [r4, #0]
 8005db2:	4401      	add	r1, r0
 8005db4:	1850      	adds	r0, r2, r1
 8005db6:	4283      	cmp	r3, r0
 8005db8:	6011      	str	r1, [r2, #0]
 8005dba:	d1e0      	bne.n	8005d7e <_free_r+0x22>
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	6053      	str	r3, [r2, #4]
 8005dc2:	4408      	add	r0, r1
 8005dc4:	6010      	str	r0, [r2, #0]
 8005dc6:	e7da      	b.n	8005d7e <_free_r+0x22>
 8005dc8:	d902      	bls.n	8005dd0 <_free_r+0x74>
 8005dca:	230c      	movs	r3, #12
 8005dcc:	602b      	str	r3, [r5, #0]
 8005dce:	e7d6      	b.n	8005d7e <_free_r+0x22>
 8005dd0:	6820      	ldr	r0, [r4, #0]
 8005dd2:	1821      	adds	r1, r4, r0
 8005dd4:	428b      	cmp	r3, r1
 8005dd6:	bf04      	itt	eq
 8005dd8:	6819      	ldreq	r1, [r3, #0]
 8005dda:	685b      	ldreq	r3, [r3, #4]
 8005ddc:	6063      	str	r3, [r4, #4]
 8005dde:	bf04      	itt	eq
 8005de0:	1809      	addeq	r1, r1, r0
 8005de2:	6021      	streq	r1, [r4, #0]
 8005de4:	6054      	str	r4, [r2, #4]
 8005de6:	e7ca      	b.n	8005d7e <_free_r+0x22>
 8005de8:	bd38      	pop	{r3, r4, r5, pc}
 8005dea:	bf00      	nop
 8005dec:	2000054c 	.word	0x2000054c

08005df0 <__sfputc_r>:
 8005df0:	6893      	ldr	r3, [r2, #8]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	b410      	push	{r4}
 8005df8:	6093      	str	r3, [r2, #8]
 8005dfa:	da08      	bge.n	8005e0e <__sfputc_r+0x1e>
 8005dfc:	6994      	ldr	r4, [r2, #24]
 8005dfe:	42a3      	cmp	r3, r4
 8005e00:	db01      	blt.n	8005e06 <__sfputc_r+0x16>
 8005e02:	290a      	cmp	r1, #10
 8005e04:	d103      	bne.n	8005e0e <__sfputc_r+0x1e>
 8005e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e0a:	f000 b93b 	b.w	8006084 <__swbuf_r>
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	1c58      	adds	r0, r3, #1
 8005e12:	6010      	str	r0, [r2, #0]
 8005e14:	7019      	strb	r1, [r3, #0]
 8005e16:	4608      	mov	r0, r1
 8005e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <__sfputs_r>:
 8005e1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e20:	4606      	mov	r6, r0
 8005e22:	460f      	mov	r7, r1
 8005e24:	4614      	mov	r4, r2
 8005e26:	18d5      	adds	r5, r2, r3
 8005e28:	42ac      	cmp	r4, r5
 8005e2a:	d101      	bne.n	8005e30 <__sfputs_r+0x12>
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	e007      	b.n	8005e40 <__sfputs_r+0x22>
 8005e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e34:	463a      	mov	r2, r7
 8005e36:	4630      	mov	r0, r6
 8005e38:	f7ff ffda 	bl	8005df0 <__sfputc_r>
 8005e3c:	1c43      	adds	r3, r0, #1
 8005e3e:	d1f3      	bne.n	8005e28 <__sfputs_r+0xa>
 8005e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e44 <_vfiprintf_r>:
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	460d      	mov	r5, r1
 8005e4a:	b09d      	sub	sp, #116	@ 0x74
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	4698      	mov	r8, r3
 8005e50:	4606      	mov	r6, r0
 8005e52:	b118      	cbz	r0, 8005e5c <_vfiprintf_r+0x18>
 8005e54:	6a03      	ldr	r3, [r0, #32]
 8005e56:	b90b      	cbnz	r3, 8005e5c <_vfiprintf_r+0x18>
 8005e58:	f7ff f8b2 	bl	8004fc0 <__sinit>
 8005e5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e5e:	07d9      	lsls	r1, r3, #31
 8005e60:	d405      	bmi.n	8005e6e <_vfiprintf_r+0x2a>
 8005e62:	89ab      	ldrh	r3, [r5, #12]
 8005e64:	059a      	lsls	r2, r3, #22
 8005e66:	d402      	bmi.n	8005e6e <_vfiprintf_r+0x2a>
 8005e68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e6a:	f7ff fa06 	bl	800527a <__retarget_lock_acquire_recursive>
 8005e6e:	89ab      	ldrh	r3, [r5, #12]
 8005e70:	071b      	lsls	r3, r3, #28
 8005e72:	d501      	bpl.n	8005e78 <_vfiprintf_r+0x34>
 8005e74:	692b      	ldr	r3, [r5, #16]
 8005e76:	b99b      	cbnz	r3, 8005ea0 <_vfiprintf_r+0x5c>
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f000 f940 	bl	8006100 <__swsetup_r>
 8005e80:	b170      	cbz	r0, 8005ea0 <_vfiprintf_r+0x5c>
 8005e82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e84:	07dc      	lsls	r4, r3, #31
 8005e86:	d504      	bpl.n	8005e92 <_vfiprintf_r+0x4e>
 8005e88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e8c:	b01d      	add	sp, #116	@ 0x74
 8005e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e92:	89ab      	ldrh	r3, [r5, #12]
 8005e94:	0598      	lsls	r0, r3, #22
 8005e96:	d4f7      	bmi.n	8005e88 <_vfiprintf_r+0x44>
 8005e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e9a:	f7ff f9ef 	bl	800527c <__retarget_lock_release_recursive>
 8005e9e:	e7f3      	b.n	8005e88 <_vfiprintf_r+0x44>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005eae:	2330      	movs	r3, #48	@ 0x30
 8005eb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006060 <_vfiprintf_r+0x21c>
 8005eb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005eb8:	f04f 0901 	mov.w	r9, #1
 8005ebc:	4623      	mov	r3, r4
 8005ebe:	469a      	mov	sl, r3
 8005ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ec4:	b10a      	cbz	r2, 8005eca <_vfiprintf_r+0x86>
 8005ec6:	2a25      	cmp	r2, #37	@ 0x25
 8005ec8:	d1f9      	bne.n	8005ebe <_vfiprintf_r+0x7a>
 8005eca:	ebba 0b04 	subs.w	fp, sl, r4
 8005ece:	d00b      	beq.n	8005ee8 <_vfiprintf_r+0xa4>
 8005ed0:	465b      	mov	r3, fp
 8005ed2:	4622      	mov	r2, r4
 8005ed4:	4629      	mov	r1, r5
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	f7ff ffa1 	bl	8005e1e <__sfputs_r>
 8005edc:	3001      	adds	r0, #1
 8005ede:	f000 80a7 	beq.w	8006030 <_vfiprintf_r+0x1ec>
 8005ee2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ee4:	445a      	add	r2, fp
 8005ee6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 809f 	beq.w	8006030 <_vfiprintf_r+0x1ec>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005efc:	f10a 0a01 	add.w	sl, sl, #1
 8005f00:	9304      	str	r3, [sp, #16]
 8005f02:	9307      	str	r3, [sp, #28]
 8005f04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f08:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f0a:	4654      	mov	r4, sl
 8005f0c:	2205      	movs	r2, #5
 8005f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f12:	4853      	ldr	r0, [pc, #332]	@ (8006060 <_vfiprintf_r+0x21c>)
 8005f14:	f7fa f974 	bl	8000200 <memchr>
 8005f18:	9a04      	ldr	r2, [sp, #16]
 8005f1a:	b9d8      	cbnz	r0, 8005f54 <_vfiprintf_r+0x110>
 8005f1c:	06d1      	lsls	r1, r2, #27
 8005f1e:	bf44      	itt	mi
 8005f20:	2320      	movmi	r3, #32
 8005f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f26:	0713      	lsls	r3, r2, #28
 8005f28:	bf44      	itt	mi
 8005f2a:	232b      	movmi	r3, #43	@ 0x2b
 8005f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f30:	f89a 3000 	ldrb.w	r3, [sl]
 8005f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f36:	d015      	beq.n	8005f64 <_vfiprintf_r+0x120>
 8005f38:	9a07      	ldr	r2, [sp, #28]
 8005f3a:	4654      	mov	r4, sl
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f04f 0c0a 	mov.w	ip, #10
 8005f42:	4621      	mov	r1, r4
 8005f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f48:	3b30      	subs	r3, #48	@ 0x30
 8005f4a:	2b09      	cmp	r3, #9
 8005f4c:	d94b      	bls.n	8005fe6 <_vfiprintf_r+0x1a2>
 8005f4e:	b1b0      	cbz	r0, 8005f7e <_vfiprintf_r+0x13a>
 8005f50:	9207      	str	r2, [sp, #28]
 8005f52:	e014      	b.n	8005f7e <_vfiprintf_r+0x13a>
 8005f54:	eba0 0308 	sub.w	r3, r0, r8
 8005f58:	fa09 f303 	lsl.w	r3, r9, r3
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	9304      	str	r3, [sp, #16]
 8005f60:	46a2      	mov	sl, r4
 8005f62:	e7d2      	b.n	8005f0a <_vfiprintf_r+0xc6>
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	1d19      	adds	r1, r3, #4
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	9103      	str	r1, [sp, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	bfbb      	ittet	lt
 8005f70:	425b      	neglt	r3, r3
 8005f72:	f042 0202 	orrlt.w	r2, r2, #2
 8005f76:	9307      	strge	r3, [sp, #28]
 8005f78:	9307      	strlt	r3, [sp, #28]
 8005f7a:	bfb8      	it	lt
 8005f7c:	9204      	strlt	r2, [sp, #16]
 8005f7e:	7823      	ldrb	r3, [r4, #0]
 8005f80:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f82:	d10a      	bne.n	8005f9a <_vfiprintf_r+0x156>
 8005f84:	7863      	ldrb	r3, [r4, #1]
 8005f86:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f88:	d132      	bne.n	8005ff0 <_vfiprintf_r+0x1ac>
 8005f8a:	9b03      	ldr	r3, [sp, #12]
 8005f8c:	1d1a      	adds	r2, r3, #4
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	9203      	str	r2, [sp, #12]
 8005f92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f96:	3402      	adds	r4, #2
 8005f98:	9305      	str	r3, [sp, #20]
 8005f9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006070 <_vfiprintf_r+0x22c>
 8005f9e:	7821      	ldrb	r1, [r4, #0]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	4650      	mov	r0, sl
 8005fa4:	f7fa f92c 	bl	8000200 <memchr>
 8005fa8:	b138      	cbz	r0, 8005fba <_vfiprintf_r+0x176>
 8005faa:	9b04      	ldr	r3, [sp, #16]
 8005fac:	eba0 000a 	sub.w	r0, r0, sl
 8005fb0:	2240      	movs	r2, #64	@ 0x40
 8005fb2:	4082      	lsls	r2, r0
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	3401      	adds	r4, #1
 8005fb8:	9304      	str	r3, [sp, #16]
 8005fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fbe:	4829      	ldr	r0, [pc, #164]	@ (8006064 <_vfiprintf_r+0x220>)
 8005fc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005fc4:	2206      	movs	r2, #6
 8005fc6:	f7fa f91b 	bl	8000200 <memchr>
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	d03f      	beq.n	800604e <_vfiprintf_r+0x20a>
 8005fce:	4b26      	ldr	r3, [pc, #152]	@ (8006068 <_vfiprintf_r+0x224>)
 8005fd0:	bb1b      	cbnz	r3, 800601a <_vfiprintf_r+0x1d6>
 8005fd2:	9b03      	ldr	r3, [sp, #12]
 8005fd4:	3307      	adds	r3, #7
 8005fd6:	f023 0307 	bic.w	r3, r3, #7
 8005fda:	3308      	adds	r3, #8
 8005fdc:	9303      	str	r3, [sp, #12]
 8005fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fe0:	443b      	add	r3, r7
 8005fe2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fe4:	e76a      	b.n	8005ebc <_vfiprintf_r+0x78>
 8005fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fea:	460c      	mov	r4, r1
 8005fec:	2001      	movs	r0, #1
 8005fee:	e7a8      	b.n	8005f42 <_vfiprintf_r+0xfe>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	3401      	adds	r4, #1
 8005ff4:	9305      	str	r3, [sp, #20]
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	f04f 0c0a 	mov.w	ip, #10
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006002:	3a30      	subs	r2, #48	@ 0x30
 8006004:	2a09      	cmp	r2, #9
 8006006:	d903      	bls.n	8006010 <_vfiprintf_r+0x1cc>
 8006008:	2b00      	cmp	r3, #0
 800600a:	d0c6      	beq.n	8005f9a <_vfiprintf_r+0x156>
 800600c:	9105      	str	r1, [sp, #20]
 800600e:	e7c4      	b.n	8005f9a <_vfiprintf_r+0x156>
 8006010:	fb0c 2101 	mla	r1, ip, r1, r2
 8006014:	4604      	mov	r4, r0
 8006016:	2301      	movs	r3, #1
 8006018:	e7f0      	b.n	8005ffc <_vfiprintf_r+0x1b8>
 800601a:	ab03      	add	r3, sp, #12
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	462a      	mov	r2, r5
 8006020:	4b12      	ldr	r3, [pc, #72]	@ (800606c <_vfiprintf_r+0x228>)
 8006022:	a904      	add	r1, sp, #16
 8006024:	4630      	mov	r0, r6
 8006026:	f3af 8000 	nop.w
 800602a:	4607      	mov	r7, r0
 800602c:	1c78      	adds	r0, r7, #1
 800602e:	d1d6      	bne.n	8005fde <_vfiprintf_r+0x19a>
 8006030:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006032:	07d9      	lsls	r1, r3, #31
 8006034:	d405      	bmi.n	8006042 <_vfiprintf_r+0x1fe>
 8006036:	89ab      	ldrh	r3, [r5, #12]
 8006038:	059a      	lsls	r2, r3, #22
 800603a:	d402      	bmi.n	8006042 <_vfiprintf_r+0x1fe>
 800603c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800603e:	f7ff f91d 	bl	800527c <__retarget_lock_release_recursive>
 8006042:	89ab      	ldrh	r3, [r5, #12]
 8006044:	065b      	lsls	r3, r3, #25
 8006046:	f53f af1f 	bmi.w	8005e88 <_vfiprintf_r+0x44>
 800604a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800604c:	e71e      	b.n	8005e8c <_vfiprintf_r+0x48>
 800604e:	ab03      	add	r3, sp, #12
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	462a      	mov	r2, r5
 8006054:	4b05      	ldr	r3, [pc, #20]	@ (800606c <_vfiprintf_r+0x228>)
 8006056:	a904      	add	r1, sp, #16
 8006058:	4630      	mov	r0, r6
 800605a:	f7ff fb9f 	bl	800579c <_printf_i>
 800605e:	e7e4      	b.n	800602a <_vfiprintf_r+0x1e6>
 8006060:	08006499 	.word	0x08006499
 8006064:	080064a3 	.word	0x080064a3
 8006068:	00000000 	.word	0x00000000
 800606c:	08005e1f 	.word	0x08005e1f
 8006070:	0800649f 	.word	0x0800649f

08006074 <_malloc_usable_size_r>:
 8006074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006078:	1f18      	subs	r0, r3, #4
 800607a:	2b00      	cmp	r3, #0
 800607c:	bfbc      	itt	lt
 800607e:	580b      	ldrlt	r3, [r1, r0]
 8006080:	18c0      	addlt	r0, r0, r3
 8006082:	4770      	bx	lr

08006084 <__swbuf_r>:
 8006084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006086:	460e      	mov	r6, r1
 8006088:	4614      	mov	r4, r2
 800608a:	4605      	mov	r5, r0
 800608c:	b118      	cbz	r0, 8006096 <__swbuf_r+0x12>
 800608e:	6a03      	ldr	r3, [r0, #32]
 8006090:	b90b      	cbnz	r3, 8006096 <__swbuf_r+0x12>
 8006092:	f7fe ff95 	bl	8004fc0 <__sinit>
 8006096:	69a3      	ldr	r3, [r4, #24]
 8006098:	60a3      	str	r3, [r4, #8]
 800609a:	89a3      	ldrh	r3, [r4, #12]
 800609c:	071a      	lsls	r2, r3, #28
 800609e:	d501      	bpl.n	80060a4 <__swbuf_r+0x20>
 80060a0:	6923      	ldr	r3, [r4, #16]
 80060a2:	b943      	cbnz	r3, 80060b6 <__swbuf_r+0x32>
 80060a4:	4621      	mov	r1, r4
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 f82a 	bl	8006100 <__swsetup_r>
 80060ac:	b118      	cbz	r0, 80060b6 <__swbuf_r+0x32>
 80060ae:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80060b2:	4638      	mov	r0, r7
 80060b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	6922      	ldr	r2, [r4, #16]
 80060ba:	1a98      	subs	r0, r3, r2
 80060bc:	6963      	ldr	r3, [r4, #20]
 80060be:	b2f6      	uxtb	r6, r6
 80060c0:	4283      	cmp	r3, r0
 80060c2:	4637      	mov	r7, r6
 80060c4:	dc05      	bgt.n	80060d2 <__swbuf_r+0x4e>
 80060c6:	4621      	mov	r1, r4
 80060c8:	4628      	mov	r0, r5
 80060ca:	f7ff fd09 	bl	8005ae0 <_fflush_r>
 80060ce:	2800      	cmp	r0, #0
 80060d0:	d1ed      	bne.n	80060ae <__swbuf_r+0x2a>
 80060d2:	68a3      	ldr	r3, [r4, #8]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	60a3      	str	r3, [r4, #8]
 80060d8:	6823      	ldr	r3, [r4, #0]
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	6022      	str	r2, [r4, #0]
 80060de:	701e      	strb	r6, [r3, #0]
 80060e0:	6962      	ldr	r2, [r4, #20]
 80060e2:	1c43      	adds	r3, r0, #1
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d004      	beq.n	80060f2 <__swbuf_r+0x6e>
 80060e8:	89a3      	ldrh	r3, [r4, #12]
 80060ea:	07db      	lsls	r3, r3, #31
 80060ec:	d5e1      	bpl.n	80060b2 <__swbuf_r+0x2e>
 80060ee:	2e0a      	cmp	r6, #10
 80060f0:	d1df      	bne.n	80060b2 <__swbuf_r+0x2e>
 80060f2:	4621      	mov	r1, r4
 80060f4:	4628      	mov	r0, r5
 80060f6:	f7ff fcf3 	bl	8005ae0 <_fflush_r>
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d0d9      	beq.n	80060b2 <__swbuf_r+0x2e>
 80060fe:	e7d6      	b.n	80060ae <__swbuf_r+0x2a>

08006100 <__swsetup_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4b29      	ldr	r3, [pc, #164]	@ (80061a8 <__swsetup_r+0xa8>)
 8006104:	4605      	mov	r5, r0
 8006106:	6818      	ldr	r0, [r3, #0]
 8006108:	460c      	mov	r4, r1
 800610a:	b118      	cbz	r0, 8006114 <__swsetup_r+0x14>
 800610c:	6a03      	ldr	r3, [r0, #32]
 800610e:	b90b      	cbnz	r3, 8006114 <__swsetup_r+0x14>
 8006110:	f7fe ff56 	bl	8004fc0 <__sinit>
 8006114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006118:	0719      	lsls	r1, r3, #28
 800611a:	d422      	bmi.n	8006162 <__swsetup_r+0x62>
 800611c:	06da      	lsls	r2, r3, #27
 800611e:	d407      	bmi.n	8006130 <__swsetup_r+0x30>
 8006120:	2209      	movs	r2, #9
 8006122:	602a      	str	r2, [r5, #0]
 8006124:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006128:	81a3      	strh	r3, [r4, #12]
 800612a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800612e:	e033      	b.n	8006198 <__swsetup_r+0x98>
 8006130:	0758      	lsls	r0, r3, #29
 8006132:	d512      	bpl.n	800615a <__swsetup_r+0x5a>
 8006134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006136:	b141      	cbz	r1, 800614a <__swsetup_r+0x4a>
 8006138:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800613c:	4299      	cmp	r1, r3
 800613e:	d002      	beq.n	8006146 <__swsetup_r+0x46>
 8006140:	4628      	mov	r0, r5
 8006142:	f7ff fe0b 	bl	8005d5c <_free_r>
 8006146:	2300      	movs	r3, #0
 8006148:	6363      	str	r3, [r4, #52]	@ 0x34
 800614a:	89a3      	ldrh	r3, [r4, #12]
 800614c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006150:	81a3      	strh	r3, [r4, #12]
 8006152:	2300      	movs	r3, #0
 8006154:	6063      	str	r3, [r4, #4]
 8006156:	6923      	ldr	r3, [r4, #16]
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	89a3      	ldrh	r3, [r4, #12]
 800615c:	f043 0308 	orr.w	r3, r3, #8
 8006160:	81a3      	strh	r3, [r4, #12]
 8006162:	6923      	ldr	r3, [r4, #16]
 8006164:	b94b      	cbnz	r3, 800617a <__swsetup_r+0x7a>
 8006166:	89a3      	ldrh	r3, [r4, #12]
 8006168:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800616c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006170:	d003      	beq.n	800617a <__swsetup_r+0x7a>
 8006172:	4621      	mov	r1, r4
 8006174:	4628      	mov	r0, r5
 8006176:	f000 f83f 	bl	80061f8 <__smakebuf_r>
 800617a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617e:	f013 0201 	ands.w	r2, r3, #1
 8006182:	d00a      	beq.n	800619a <__swsetup_r+0x9a>
 8006184:	2200      	movs	r2, #0
 8006186:	60a2      	str	r2, [r4, #8]
 8006188:	6962      	ldr	r2, [r4, #20]
 800618a:	4252      	negs	r2, r2
 800618c:	61a2      	str	r2, [r4, #24]
 800618e:	6922      	ldr	r2, [r4, #16]
 8006190:	b942      	cbnz	r2, 80061a4 <__swsetup_r+0xa4>
 8006192:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006196:	d1c5      	bne.n	8006124 <__swsetup_r+0x24>
 8006198:	bd38      	pop	{r3, r4, r5, pc}
 800619a:	0799      	lsls	r1, r3, #30
 800619c:	bf58      	it	pl
 800619e:	6962      	ldrpl	r2, [r4, #20]
 80061a0:	60a2      	str	r2, [r4, #8]
 80061a2:	e7f4      	b.n	800618e <__swsetup_r+0x8e>
 80061a4:	2000      	movs	r0, #0
 80061a6:	e7f7      	b.n	8006198 <__swsetup_r+0x98>
 80061a8:	20000038 	.word	0x20000038

080061ac <__swhatbuf_r>:
 80061ac:	b570      	push	{r4, r5, r6, lr}
 80061ae:	460c      	mov	r4, r1
 80061b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b4:	2900      	cmp	r1, #0
 80061b6:	b096      	sub	sp, #88	@ 0x58
 80061b8:	4615      	mov	r5, r2
 80061ba:	461e      	mov	r6, r3
 80061bc:	da0d      	bge.n	80061da <__swhatbuf_r+0x2e>
 80061be:	89a3      	ldrh	r3, [r4, #12]
 80061c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061c4:	f04f 0100 	mov.w	r1, #0
 80061c8:	bf14      	ite	ne
 80061ca:	2340      	movne	r3, #64	@ 0x40
 80061cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80061d0:	2000      	movs	r0, #0
 80061d2:	6031      	str	r1, [r6, #0]
 80061d4:	602b      	str	r3, [r5, #0]
 80061d6:	b016      	add	sp, #88	@ 0x58
 80061d8:	bd70      	pop	{r4, r5, r6, pc}
 80061da:	466a      	mov	r2, sp
 80061dc:	f000 f89c 	bl	8006318 <_fstat_r>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	dbec      	blt.n	80061be <__swhatbuf_r+0x12>
 80061e4:	9901      	ldr	r1, [sp, #4]
 80061e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80061ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80061ee:	4259      	negs	r1, r3
 80061f0:	4159      	adcs	r1, r3
 80061f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061f6:	e7eb      	b.n	80061d0 <__swhatbuf_r+0x24>

080061f8 <__smakebuf_r>:
 80061f8:	898b      	ldrh	r3, [r1, #12]
 80061fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061fc:	079d      	lsls	r5, r3, #30
 80061fe:	4606      	mov	r6, r0
 8006200:	460c      	mov	r4, r1
 8006202:	d507      	bpl.n	8006214 <__smakebuf_r+0x1c>
 8006204:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006208:	6023      	str	r3, [r4, #0]
 800620a:	6123      	str	r3, [r4, #16]
 800620c:	2301      	movs	r3, #1
 800620e:	6163      	str	r3, [r4, #20]
 8006210:	b003      	add	sp, #12
 8006212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006214:	ab01      	add	r3, sp, #4
 8006216:	466a      	mov	r2, sp
 8006218:	f7ff ffc8 	bl	80061ac <__swhatbuf_r>
 800621c:	9f00      	ldr	r7, [sp, #0]
 800621e:	4605      	mov	r5, r0
 8006220:	4639      	mov	r1, r7
 8006222:	4630      	mov	r0, r6
 8006224:	f7ff f9cc 	bl	80055c0 <_malloc_r>
 8006228:	b948      	cbnz	r0, 800623e <__smakebuf_r+0x46>
 800622a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800622e:	059a      	lsls	r2, r3, #22
 8006230:	d4ee      	bmi.n	8006210 <__smakebuf_r+0x18>
 8006232:	f023 0303 	bic.w	r3, r3, #3
 8006236:	f043 0302 	orr.w	r3, r3, #2
 800623a:	81a3      	strh	r3, [r4, #12]
 800623c:	e7e2      	b.n	8006204 <__smakebuf_r+0xc>
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	6020      	str	r0, [r4, #0]
 8006242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006246:	81a3      	strh	r3, [r4, #12]
 8006248:	9b01      	ldr	r3, [sp, #4]
 800624a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800624e:	b15b      	cbz	r3, 8006268 <__smakebuf_r+0x70>
 8006250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006254:	4630      	mov	r0, r6
 8006256:	f000 f83b 	bl	80062d0 <_isatty_r>
 800625a:	b128      	cbz	r0, 8006268 <__smakebuf_r+0x70>
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	f023 0303 	bic.w	r3, r3, #3
 8006262:	f043 0301 	orr.w	r3, r3, #1
 8006266:	81a3      	strh	r3, [r4, #12]
 8006268:	89a3      	ldrh	r3, [r4, #12]
 800626a:	431d      	orrs	r5, r3
 800626c:	81a5      	strh	r5, [r4, #12]
 800626e:	e7cf      	b.n	8006210 <__smakebuf_r+0x18>

08006270 <_raise_r>:
 8006270:	291f      	cmp	r1, #31
 8006272:	b538      	push	{r3, r4, r5, lr}
 8006274:	4605      	mov	r5, r0
 8006276:	460c      	mov	r4, r1
 8006278:	d904      	bls.n	8006284 <_raise_r+0x14>
 800627a:	2316      	movs	r3, #22
 800627c:	6003      	str	r3, [r0, #0]
 800627e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006282:	bd38      	pop	{r3, r4, r5, pc}
 8006284:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006286:	b112      	cbz	r2, 800628e <_raise_r+0x1e>
 8006288:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800628c:	b94b      	cbnz	r3, 80062a2 <_raise_r+0x32>
 800628e:	4628      	mov	r0, r5
 8006290:	f000 f840 	bl	8006314 <_getpid_r>
 8006294:	4622      	mov	r2, r4
 8006296:	4601      	mov	r1, r0
 8006298:	4628      	mov	r0, r5
 800629a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800629e:	f000 b827 	b.w	80062f0 <_kill_r>
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d00a      	beq.n	80062bc <_raise_r+0x4c>
 80062a6:	1c59      	adds	r1, r3, #1
 80062a8:	d103      	bne.n	80062b2 <_raise_r+0x42>
 80062aa:	2316      	movs	r3, #22
 80062ac:	6003      	str	r3, [r0, #0]
 80062ae:	2001      	movs	r0, #1
 80062b0:	e7e7      	b.n	8006282 <_raise_r+0x12>
 80062b2:	2100      	movs	r1, #0
 80062b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80062b8:	4620      	mov	r0, r4
 80062ba:	4798      	blx	r3
 80062bc:	2000      	movs	r0, #0
 80062be:	e7e0      	b.n	8006282 <_raise_r+0x12>

080062c0 <raise>:
 80062c0:	4b02      	ldr	r3, [pc, #8]	@ (80062cc <raise+0xc>)
 80062c2:	4601      	mov	r1, r0
 80062c4:	6818      	ldr	r0, [r3, #0]
 80062c6:	f7ff bfd3 	b.w	8006270 <_raise_r>
 80062ca:	bf00      	nop
 80062cc:	20000038 	.word	0x20000038

080062d0 <_isatty_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4d06      	ldr	r5, [pc, #24]	@ (80062ec <_isatty_r+0x1c>)
 80062d4:	2300      	movs	r3, #0
 80062d6:	4604      	mov	r4, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	602b      	str	r3, [r5, #0]
 80062dc:	f7fb fc08 	bl	8001af0 <_isatty>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d102      	bne.n	80062ea <_isatty_r+0x1a>
 80062e4:	682b      	ldr	r3, [r5, #0]
 80062e6:	b103      	cbz	r3, 80062ea <_isatty_r+0x1a>
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	20000550 	.word	0x20000550

080062f0 <_kill_r>:
 80062f0:	b538      	push	{r3, r4, r5, lr}
 80062f2:	4d07      	ldr	r5, [pc, #28]	@ (8006310 <_kill_r+0x20>)
 80062f4:	2300      	movs	r3, #0
 80062f6:	4604      	mov	r4, r0
 80062f8:	4608      	mov	r0, r1
 80062fa:	4611      	mov	r1, r2
 80062fc:	602b      	str	r3, [r5, #0]
 80062fe:	f7fb fb87 	bl	8001a10 <_kill>
 8006302:	1c43      	adds	r3, r0, #1
 8006304:	d102      	bne.n	800630c <_kill_r+0x1c>
 8006306:	682b      	ldr	r3, [r5, #0]
 8006308:	b103      	cbz	r3, 800630c <_kill_r+0x1c>
 800630a:	6023      	str	r3, [r4, #0]
 800630c:	bd38      	pop	{r3, r4, r5, pc}
 800630e:	bf00      	nop
 8006310:	20000550 	.word	0x20000550

08006314 <_getpid_r>:
 8006314:	f7fb bb74 	b.w	8001a00 <_getpid>

08006318 <_fstat_r>:
 8006318:	b538      	push	{r3, r4, r5, lr}
 800631a:	4d07      	ldr	r5, [pc, #28]	@ (8006338 <_fstat_r+0x20>)
 800631c:	2300      	movs	r3, #0
 800631e:	4604      	mov	r4, r0
 8006320:	4608      	mov	r0, r1
 8006322:	4611      	mov	r1, r2
 8006324:	602b      	str	r3, [r5, #0]
 8006326:	f7fb fbd3 	bl	8001ad0 <_fstat>
 800632a:	1c43      	adds	r3, r0, #1
 800632c:	d102      	bne.n	8006334 <_fstat_r+0x1c>
 800632e:	682b      	ldr	r3, [r5, #0]
 8006330:	b103      	cbz	r3, 8006334 <_fstat_r+0x1c>
 8006332:	6023      	str	r3, [r4, #0]
 8006334:	bd38      	pop	{r3, r4, r5, pc}
 8006336:	bf00      	nop
 8006338:	20000550 	.word	0x20000550

0800633c <_init>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	bf00      	nop
 8006340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006342:	bc08      	pop	{r3}
 8006344:	469e      	mov	lr, r3
 8006346:	4770      	bx	lr

08006348 <_fini>:
 8006348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634a:	bf00      	nop
 800634c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800634e:	bc08      	pop	{r3}
 8006350:	469e      	mov	lr, r3
 8006352:	4770      	bx	lr
