[13:26:39.415] <TB3>     INFO: *** Welcome to pxar ***
[13:26:39.415] <TB3>     INFO: *** Today: 2016/04/21
[13:26:39.422] <TB3>     INFO: *** Version: b2a7-dirty
[13:26:39.422] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:26:39.423] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:26:39.423] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//defaultMaskFile.dat
[13:26:39.423] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C15.dat
[13:26:39.502] <TB3>     INFO:         clk: 4
[13:26:39.502] <TB3>     INFO:         ctr: 4
[13:26:39.502] <TB3>     INFO:         sda: 19
[13:26:39.502] <TB3>     INFO:         tin: 9
[13:26:39.502] <TB3>     INFO:         level: 15
[13:26:39.502] <TB3>     INFO:         triggerdelay: 0
[13:26:39.502] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:26:39.502] <TB3>     INFO: Log level: DEBUG
[13:26:39.513] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:26:39.527] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:26:39.530] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:26:39.533] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:26:41.090] <TB3>     INFO: DUT info: 
[13:26:41.090] <TB3>     INFO: The DUT currently contains the following objects:
[13:26:41.090] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:26:41.090] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:26:41.090] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:26:41.090] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:26:41.090] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.090] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.091] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.091] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.091] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:26:41.091] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:26:41.092] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:41.093] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31309824
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29f8f20
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x296f770
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1035d94010
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f103bfff510
[13:26:41.095] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31375360 fPxarMemory = 0x7f1035d94010
[13:26:41.096] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[13:26:41.097] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:26:41.097] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:26:41.097] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:26:41.498] <TB3>     INFO: enter 'restricted' command line mode
[13:26:41.498] <TB3>     INFO: enter test to run
[13:26:41.498] <TB3>     INFO:   test: FPIXTest no parameter change
[13:26:41.498] <TB3>     INFO:   running: fpixtest
[13:26:41.498] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:26:41.501] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:26:41.501] <TB3>     INFO: ######################################################################
[13:26:41.501] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:26:41.501] <TB3>     INFO: ######################################################################
[13:26:41.504] <TB3>     INFO: ######################################################################
[13:26:41.504] <TB3>     INFO: PixTestPretest::doTest()
[13:26:41.504] <TB3>     INFO: ######################################################################
[13:26:41.507] <TB3>     INFO:    ----------------------------------------------------------------------
[13:26:41.507] <TB3>     INFO:    PixTestPretest::programROC() 
[13:26:41.507] <TB3>     INFO:    ----------------------------------------------------------------------
[13:26:59.523] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:26:59.523] <TB3>     INFO: IA differences per ROC:  20.1 18.5 18.5 17.7 17.7 18.5 20.1 16.9 16.9 19.3 18.5 19.3 18.5 19.3 17.7 19.3
[13:26:59.593] <TB3>     INFO:    ----------------------------------------------------------------------
[13:26:59.593] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:26:59.593] <TB3>     INFO:    ----------------------------------------------------------------------
[13:26:59.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[13:26:59.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.6688 mA
[13:26:59.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  75 Ia 23.8687 mA
[13:26:59.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:27:00.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[13:27:00.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[13:27:00.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[13:27:00.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[13:27:00.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 24.6688 mA
[13:27:00.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.0687 mA
[13:27:00.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 24.6688 mA
[13:27:00.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 24.6688 mA
[13:27:00.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.0687 mA
[13:27:01.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  84 Ia 24.6688 mA
[13:27:01.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  81 Ia 23.8687 mA
[13:27:01.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.4688 mA
[13:27:01.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  93 Ia 25.4688 mA
[13:27:01.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 23.8687 mA
[13:27:01.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[13:27:01.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[13:27:01.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:27:01.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[13:27:01.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 24.6688 mA
[13:27:02.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  78 Ia 23.0687 mA
[13:27:02.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  84 Ia 24.6688 mA
[13:27:02.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 24.6688 mA
[13:27:02.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.0687 mA
[13:27:02.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  84 Ia 25.4688 mA
[13:27:02.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  76 Ia 23.0687 mA
[13:27:02.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 24.6688 mA
[13:27:02.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  79 Ia 23.0687 mA
[13:27:02.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 25.4688 mA
[13:27:02.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[13:27:03.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[13:27:03.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.4688 mA
[13:27:03.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  93 Ia 24.6688 mA
[13:27:03.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  90 Ia 23.8687 mA
[13:27:03.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4688 mA
[13:27:03.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  93 Ia 24.6688 mA
[13:27:03.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  90 Ia 23.8687 mA
[13:27:03.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[13:27:03.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:27:03.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:27:04.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[13:27:04.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[13:27:04.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 25.4688 mA
[13:27:04.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  76 Ia 23.0687 mA
[13:27:04.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 24.6688 mA
[13:27:04.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.8687 mA
[13:27:04.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:27:04.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[13:27:04.849] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[13:27:04.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[13:27:05.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.0687 mA
[13:27:05.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 25.4688 mA
[13:27:05.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  73 Ia 23.0687 mA
[13:27:05.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  79 Ia 24.6688 mA
[13:27:05.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 23.8687 mA
[13:27:05.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:27:05.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 23.8687 mA
[13:27:05.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  75
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  88
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  90
[13:27:05.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  90
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  76
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  84
[13:27:05.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:27:07.616] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:27:07.616] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.9  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1
[13:27:07.651] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:07.651] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:27:07.651] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:07.787] <TB3>     INFO: Expecting 231680 events.
[13:27:16.023] <TB3>     INFO: 231680 events read in total (7515ms).
[13:27:16.177] <TB3>     INFO: Test took 8523ms.
[13:27:16.380] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 112 and Delta(CalDel) = 58
[13:27:16.383] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 57
[13:27:16.387] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 65
[13:27:16.391] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 101 and Delta(CalDel) = 61
[13:27:16.394] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:27:16.397] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 113 and Delta(CalDel) = 59
[13:27:16.401] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 56
[13:27:16.405] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:27:16.408] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:27:16.412] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:27:16.415] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:27:16.419] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 109 and Delta(CalDel) = 60
[13:27:16.422] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:27:16.426] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 119 and Delta(CalDel) = 61
[13:27:16.430] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 127 and Delta(CalDel) = 59
[13:27:16.433] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 114 and Delta(CalDel) = 59
[13:27:16.477] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:27:16.515] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:16.515] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:27:16.515] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:16.652] <TB3>     INFO: Expecting 231680 events.
[13:27:24.922] <TB3>     INFO: 231680 events read in total (7555ms).
[13:27:24.928] <TB3>     INFO: Test took 8408ms.
[13:27:24.952] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:27:25.262] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:27:25.266] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[13:27:25.269] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:27:25.273] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:27:25.276] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:27:25.280] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:27:25.283] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:27:25.287] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:27:25.290] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[13:27:25.294] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29
[13:27:25.297] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29.5
[13:27:25.301] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 32.5
[13:27:25.304] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:27:25.308] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[13:27:25.311] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:27:25.347] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:27:25.347] <TB3>     INFO: CalDel:      121   121   153   126   143   128   124   127   139   126   116   114   156   138   115   130
[13:27:25.347] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:27:25.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat
[13:27:25.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C1.dat
[13:27:25.352] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C2.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C3.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C4.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C5.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C6.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C7.dat
[13:27:25.353] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C8.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C9.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C10.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C11.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C12.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C13.dat
[13:27:25.354] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C14.dat
[13:27:25.355] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:27:25.355] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:25.355] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:25.355] <TB3>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[13:27:25.355] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:27:25.443] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:27:25.443] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:27:25.443] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:27:25.443] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:27:25.445] <TB3>     INFO: ######################################################################
[13:27:25.445] <TB3>     INFO: PixTestTiming::doTest()
[13:27:25.445] <TB3>     INFO: ######################################################################
[13:27:25.445] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:25.446] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:27:25.446] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:25.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:27.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:29.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:31.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:34.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:36.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:38.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:40.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:43.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:45.531] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:47.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:50.076] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:52.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:54.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:56.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:59.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:28:01.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:28:02.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:04.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:06.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:07.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:09.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:10.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:12.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:13.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:15.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:16.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:18.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:19.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:21.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:22.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:24.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:25.774] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:27.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:28.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:30.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:31.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:33.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:34.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:36.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:37.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:40.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:42.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:28:44.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:28:47.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:28:49.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:28:51.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:28:53.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:28:56.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:28:58.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:00.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:02.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:05.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:07.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:09.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:12.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:14.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:16.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:18.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:21.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:23.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:25.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:27.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:30.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:32.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:34.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:37.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:39.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:41.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:43.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:46.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:48.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:50.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:52.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:54.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:56.754] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:59.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:30:01.300] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:30:03.575] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:30:05.848] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:30:08.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:30:09.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:30:11.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:30:12.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:30:14.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:15.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:17.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:18.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:20.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:21.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:23.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:30:24.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:26.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:27.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:29.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:30.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:32.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:33.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:35.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:37.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:38.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:40.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:41.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:43.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:44.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:46.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:49.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:51.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:30:53.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:30:55.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:30:58.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:00.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:02.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:05.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:07.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:09.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:11.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:14.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:16.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:18.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:21.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:23.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:31:25.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:31:27.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:31:30.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:31:32.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:31:34.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:31:36.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:31:39.576] <TB3>     INFO: TBM Phase Settings: 240
[13:31:39.576] <TB3>     INFO: 400MHz Phase: 4
[13:31:39.577] <TB3>     INFO: 160MHz Phase: 7
[13:31:39.577] <TB3>     INFO: Functional Phase Area: 4
[13:31:39.580] <TB3>     INFO: Test took 254135 ms.
[13:31:39.580] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:31:39.580] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:39.580] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:31:39.580] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:39.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:31:40.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:31:44.122] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:31:47.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:31:50.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:31:54.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:31:57.721] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:32:01.121] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:32:04.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:32:06.041] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:32:07.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:32:09.081] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:32:10.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:32:12.122] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:32:13.644] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:32:15.164] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:32:16.685] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:32:18.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:32:19.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:32:21.999] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:32:24.272] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:32:26.545] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:32:28.819] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:32:31.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:32:33.365] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:32:34.885] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:32:36.405] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:32:38.679] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:32:40.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:32:43.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:32:45.500] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:32:47.775] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:32:50.048] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:32:51.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:32:53.087] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:32:55.361] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:32:57.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:32:59.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:33:02.183] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:33:04.456] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:33:06.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:33:08.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:33:09.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:33:12.044] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:33:14.318] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:33:16.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:33:18.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:33:21.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:33:23.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:33:24.932] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:33:26.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:33:28.728] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:33:30.001] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:33:33.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:33:35.549] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:33:37.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:33:40.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:33:41.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:33:43.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:33:44.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:33:46.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:33:47.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:33:49.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:33:50.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:33:52.641] <TB3>     INFO: ROC Delay Settings: 228
[13:33:52.641] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:33:52.641] <TB3>     INFO: ROC Port 0 Delay: 4
[13:33:52.641] <TB3>     INFO: ROC Port 1 Delay: 4
[13:33:52.641] <TB3>     INFO: Functional ROC Area: 5
[13:33:52.645] <TB3>     INFO: Test took 133065 ms.
[13:33:52.645] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:33:52.645] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:52.645] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:33:52.645] <TB3>     INFO:    ----------------------------------------------------------------------
[13:33:53.789] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 460b 460b 460b 460b 4609 460b 460b 460b e062 c000 a101 8000 4608 4608 4609 4609 4608 4608 4608 4608 e062 c000 
[13:33:53.789] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 8040 4608 4609 4608 4609 4608 4609 4608 4608 e022 c000 
[13:33:53.789] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 4608 4608 4608 4608 4609 4609 4609 e022 c000 a103 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[13:33:53.789] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:34:08.053] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:08.053] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:34:22.131] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:22.131] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:34:36.206] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:36.206] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:34:50.531] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:50.531] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:35:04.733] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:04.733] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:35:18.863] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:18.863] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:35:32.985] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:32.986] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:35:47.096] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:47.096] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:36:01.210] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:01.211] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:36:15.267] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:15.649] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:15.664] <TB3>     INFO: Decoding statistics:
[13:36:15.664] <TB3>     INFO:   General information:
[13:36:15.664] <TB3>     INFO: 	 16bit words read:         240000000
[13:36:15.664] <TB3>     INFO: 	 valid events total:       20000000
[13:36:15.664] <TB3>     INFO: 	 empty events:             20000000
[13:36:15.664] <TB3>     INFO: 	 valid events with pixels: 0
[13:36:15.664] <TB3>     INFO: 	 valid pixel hits:         0
[13:36:15.664] <TB3>     INFO:   Event errors: 	           0
[13:36:15.664] <TB3>     INFO: 	 start marker:             0
[13:36:15.664] <TB3>     INFO: 	 stop marker:              0
[13:36:15.664] <TB3>     INFO: 	 overflow:                 0
[13:36:15.664] <TB3>     INFO: 	 invalid 5bit words:       0
[13:36:15.664] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:36:15.664] <TB3>     INFO:   TBM errors: 		           0
[13:36:15.664] <TB3>     INFO: 	 flawed TBM headers:       0
[13:36:15.664] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:36:15.664] <TB3>     INFO: 	 event ID mismatches:      0
[13:36:15.664] <TB3>     INFO:   ROC errors: 		           0
[13:36:15.664] <TB3>     INFO: 	 missing ROC header(s):    0
[13:36:15.664] <TB3>     INFO: 	 misplaced readback start: 0
[13:36:15.664] <TB3>     INFO:   Pixel decoding errors:	   0
[13:36:15.664] <TB3>     INFO: 	 pixel data incomplete:    0
[13:36:15.664] <TB3>     INFO: 	 pixel address:            0
[13:36:15.664] <TB3>     INFO: 	 pulse height fill bit:    0
[13:36:15.664] <TB3>     INFO: 	 buffer corruption:        0
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO:    Read back bit status: 1
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO:    Timings are good!
[13:36:15.664] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:15.664] <TB3>     INFO: Test took 143019 ms.
[13:36:15.664] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:36:15.665] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:36:15.665] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:36:15.665] <TB3>     INFO: PixTestTiming::doTest took 530222 ms.
[13:36:15.665] <TB3>     INFO: PixTestTiming::doTest() done
[13:36:15.665] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:36:15.665] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:36:15.665] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:36:15.665] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:36:15.665] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:36:15.666] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:36:15.666] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:36:16.015] <TB3>     INFO: ######################################################################
[13:36:16.015] <TB3>     INFO: PixTestAlive::doTest()
[13:36:16.015] <TB3>     INFO: ######################################################################
[13:36:16.018] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:16.018] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:16.018] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:16.019] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:16.363] <TB3>     INFO: Expecting 41600 events.
[13:36:20.445] <TB3>     INFO: 41600 events read in total (3367ms).
[13:36:20.445] <TB3>     INFO: Test took 4426ms.
[13:36:20.453] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:20.453] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:36:20.453] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:36:20.831] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:36:20.831] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:20.831] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:20.834] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:20.834] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:20.834] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:20.836] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:21.180] <TB3>     INFO: Expecting 41600 events.
[13:36:24.163] <TB3>     INFO: 41600 events read in total (2268ms).
[13:36:24.163] <TB3>     INFO: Test took 3327ms.
[13:36:24.163] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:24.163] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:36:24.163] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:36:24.164] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:36:24.570] <TB3>     INFO: PixTestAlive::maskTest() done
[13:36:24.570] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:24.573] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:24.573] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:24.573] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:24.575] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:24.920] <TB3>     INFO: Expecting 41600 events.
[13:36:28.999] <TB3>     INFO: 41600 events read in total (3365ms).
[13:36:28.000] <TB3>     INFO: Test took 4425ms.
[13:36:29.008] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:29.008] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:36:29.008] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:36:29.385] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:36:29.385] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:29.385] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:36:29.385] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:36:29.394] <TB3>     INFO: ######################################################################
[13:36:29.394] <TB3>     INFO: PixTestTrim::doTest()
[13:36:29.394] <TB3>     INFO: ######################################################################
[13:36:29.396] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:29.396] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:36:29.396] <TB3>     INFO:    ----------------------------------------------------------------------
[13:36:29.478] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:36:29.478] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:29.505] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:29.505] <TB3>     INFO:     run 1 of 1
[13:36:29.505] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:29.854] <TB3>     INFO: Expecting 5025280 events.
[13:37:14.833] <TB3>     INFO: 1389768 events read in total (44264ms).
[13:37:58.815] <TB3>     INFO: 2764944 events read in total (88246ms).
[13:38:42.602] <TB3>     INFO: 4143520 events read in total (132033ms).
[13:39:10.637] <TB3>     INFO: 5025280 events read in total (160068ms).
[13:39:10.675] <TB3>     INFO: Test took 161170ms.
[13:39:10.733] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:10.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:12.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:13.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:15.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:16.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:18.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:19.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:21.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:22.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:23.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:25.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:26.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:28.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:29.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:31.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:32.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:34.022] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300220416
[13:39:34.025] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.186 minThrLimit = 105.149 minThrNLimit = 138.291 -> result = 105.186 -> 105
[13:39:34.026] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.612 minThrLimit = 102.606 minThrNLimit = 127.011 -> result = 102.612 -> 102
[13:39:34.027] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9442 minThrLimit = 94.8951 minThrNLimit = 119.01 -> result = 94.9442 -> 94
[13:39:34.027] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.998 minThrLimit = 102.926 minThrNLimit = 129.729 -> result = 102.998 -> 102
[13:39:34.027] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6016 minThrLimit = 89.5722 minThrNLimit = 115.101 -> result = 89.6016 -> 89
[13:39:34.028] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.72 minThrLimit = 105.618 minThrNLimit = 139.551 -> result = 105.72 -> 105
[13:39:34.028] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.669 minThrLimit = 106.545 minThrNLimit = 135.982 -> result = 106.669 -> 106
[13:39:34.029] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.742 minThrLimit = 102.718 minThrNLimit = 127.958 -> result = 102.742 -> 102
[13:39:34.029] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5886 minThrLimit = 90.4753 minThrNLimit = 113.383 -> result = 90.5886 -> 90
[13:39:34.030] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.719 minThrLimit = 108.648 minThrNLimit = 134.183 -> result = 108.719 -> 108
[13:39:34.030] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.767 minThrLimit = 103.753 minThrNLimit = 131.256 -> result = 103.767 -> 103
[13:39:34.031] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.914 minThrLimit = 102.743 minThrNLimit = 127.318 -> result = 102.914 -> 102
[13:39:34.031] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4809 minThrLimit = 88.4334 minThrNLimit = 110.046 -> result = 88.4809 -> 88
[13:39:34.031] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2404 minThrLimit = 99.2349 minThrNLimit = 126.24 -> result = 99.2404 -> 99
[13:39:34.032] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.022 minThrLimit = 102.967 minThrNLimit = 131.173 -> result = 103.022 -> 103
[13:39:34.032] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.961 minThrLimit = 106.939 minThrNLimit = 130.508 -> result = 106.961 -> 106
[13:39:34.032] <TB3>     INFO: ROC 0 VthrComp = 105
[13:39:34.033] <TB3>     INFO: ROC 1 VthrComp = 102
[13:39:34.033] <TB3>     INFO: ROC 2 VthrComp = 94
[13:39:34.033] <TB3>     INFO: ROC 3 VthrComp = 102
[13:39:34.033] <TB3>     INFO: ROC 4 VthrComp = 89
[13:39:34.033] <TB3>     INFO: ROC 5 VthrComp = 105
[13:39:34.033] <TB3>     INFO: ROC 6 VthrComp = 106
[13:39:34.033] <TB3>     INFO: ROC 7 VthrComp = 102
[13:39:34.034] <TB3>     INFO: ROC 8 VthrComp = 90
[13:39:34.034] <TB3>     INFO: ROC 9 VthrComp = 108
[13:39:34.034] <TB3>     INFO: ROC 10 VthrComp = 103
[13:39:34.035] <TB3>     INFO: ROC 11 VthrComp = 102
[13:39:34.035] <TB3>     INFO: ROC 12 VthrComp = 88
[13:39:34.035] <TB3>     INFO: ROC 13 VthrComp = 99
[13:39:34.035] <TB3>     INFO: ROC 14 VthrComp = 103
[13:39:34.035] <TB3>     INFO: ROC 15 VthrComp = 106
[13:39:34.035] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:39:34.035] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:34.048] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:34.048] <TB3>     INFO:     run 1 of 1
[13:39:34.048] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:34.398] <TB3>     INFO: Expecting 5025280 events.
[13:40:10.323] <TB3>     INFO: 887472 events read in total (35210ms).
[13:40:45.847] <TB3>     INFO: 1773848 events read in total (70734ms).
[13:41:20.516] <TB3>     INFO: 2659536 events read in total (105403ms).
[13:41:55.443] <TB3>     INFO: 3536264 events read in total (140330ms).
[13:42:30.608] <TB3>     INFO: 4408048 events read in total (175495ms).
[13:42:55.821] <TB3>     INFO: 5025280 events read in total (200708ms).
[13:42:55.896] <TB3>     INFO: Test took 201848ms.
[13:42:56.077] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:56.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:58.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:59.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:01.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:02.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:04.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:06.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:07.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:09.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:10.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:12.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:14.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:15.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:17.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:19.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:21.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:22.832] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281370624
[13:43:22.837] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.305 for pixel 7/79 mean/min/max = 47.2042/33.9059/60.5024
[13:43:22.838] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7362 for pixel 8/8 mean/min/max = 46.2036/32.5497/59.8576
[13:43:22.839] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.6637 for pixel 8/5 mean/min/max = 46.7169/32.7252/60.7087
[13:43:22.839] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2063 for pixel 9/38 mean/min/max = 44.5967/32.7939/56.3995
[13:43:22.839] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5125 for pixel 3/6 mean/min/max = 44.9636/34.3114/55.6159
[13:43:22.840] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.7423 for pixel 0/3 mean/min/max = 47.2667/34.7331/59.8003
[13:43:22.840] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.8118 for pixel 17/8 mean/min/max = 46.9782/35.0746/58.8818
[13:43:22.840] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.0924 for pixel 26/10 mean/min/max = 46.0673/33.0335/59.1011
[13:43:22.841] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.389 for pixel 5/19 mean/min/max = 45.5277/34.3547/56.7007
[13:43:22.841] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.2133 for pixel 0/4 mean/min/max = 46.995/34.7467/59.2433
[13:43:22.841] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2727 for pixel 2/3 mean/min/max = 45.17/32.8414/57.4987
[13:43:22.842] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.3342 for pixel 6/35 mean/min/max = 44.6267/32.7572/56.4961
[13:43:22.842] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.0731 for pixel 1/4 mean/min/max = 45.752/34.3077/57.1963
[13:43:22.842] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.0449 for pixel 22/13 mean/min/max = 44.3046/31.5249/57.0843
[13:43:22.843] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.9008 for pixel 0/0 mean/min/max = 44.1602/32.1975/56.1229
[13:43:22.843] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.2349 for pixel 24/11 mean/min/max = 47.2159/35.1328/59.2991
[13:43:22.843] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:43:22.975] <TB3>     INFO: Expecting 411648 events.
[13:43:30.748] <TB3>     INFO: 411648 events read in total (7058ms).
[13:43:30.755] <TB3>     INFO: Expecting 411648 events.
[13:43:38.372] <TB3>     INFO: 411648 events read in total (6952ms).
[13:43:38.381] <TB3>     INFO: Expecting 411648 events.
[13:43:45.993] <TB3>     INFO: 411648 events read in total (6950ms).
[13:43:46.005] <TB3>     INFO: Expecting 411648 events.
[13:43:53.622] <TB3>     INFO: 411648 events read in total (6958ms).
[13:43:53.639] <TB3>     INFO: Expecting 411648 events.
[13:44:01.318] <TB3>     INFO: 411648 events read in total (7022ms).
[13:44:01.335] <TB3>     INFO: Expecting 411648 events.
[13:44:09.029] <TB3>     INFO: 411648 events read in total (7045ms).
[13:44:09.048] <TB3>     INFO: Expecting 411648 events.
[13:44:16.623] <TB3>     INFO: 411648 events read in total (6923ms).
[13:44:16.646] <TB3>     INFO: Expecting 411648 events.
[13:44:24.241] <TB3>     INFO: 411648 events read in total (6943ms).
[13:44:24.266] <TB3>     INFO: Expecting 411648 events.
[13:44:31.803] <TB3>     INFO: 411648 events read in total (6890ms).
[13:44:31.832] <TB3>     INFO: Expecting 411648 events.
[13:44:39.308] <TB3>     INFO: 411648 events read in total (6833ms).
[13:44:39.347] <TB3>     INFO: Expecting 411648 events.
[13:44:46.830] <TB3>     INFO: 411648 events read in total (6848ms).
[13:44:46.862] <TB3>     INFO: Expecting 411648 events.
[13:44:54.381] <TB3>     INFO: 411648 events read in total (6875ms).
[13:44:54.419] <TB3>     INFO: Expecting 411648 events.
[13:45:01.995] <TB3>     INFO: 411648 events read in total (6942ms).
[13:45:02.031] <TB3>     INFO: Expecting 411648 events.
[13:45:09.594] <TB3>     INFO: 411648 events read in total (6925ms).
[13:45:09.636] <TB3>     INFO: Expecting 411648 events.
[13:45:17.127] <TB3>     INFO: 411648 events read in total (6861ms).
[13:45:17.171] <TB3>     INFO: Expecting 411648 events.
[13:45:24.662] <TB3>     INFO: 411648 events read in total (6860ms).
[13:45:24.706] <TB3>     INFO: Test took 121863ms.
[13:45:25.221] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7415 < 35 for itrim+1 = 124; old thr = 34.8139 ... break
[13:45:25.257] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4327 < 35 for itrim = 111; old thr = 34.1389 ... break
[13:45:25.298] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.021 < 35 for itrim = 113; old thr = 34.4131 ... break
[13:45:25.335] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1658 < 35 for itrim = 105; old thr = 34.5178 ... break
[13:45:25.381] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7775 < 35 for itrim+1 = 112; old thr = 34.3838 ... break
[13:45:25.422] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1955 < 35 for itrim = 114; old thr = 34.4067 ... break
[13:45:25.456] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4721 < 35 for itrim = 107; old thr = 34.0136 ... break
[13:45:25.493] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5114 < 35 for itrim+1 = 109; old thr = 34.7716 ... break
[13:45:25.534] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2495 < 35 for itrim = 105; old thr = 33.9628 ... break
[13:45:25.567] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1153 < 35 for itrim+1 = 106; old thr = 34.9934 ... break
[13:45:25.606] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.097 < 35 for itrim = 100; old thr = 34.1374 ... break
[13:45:25.653] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35 < 35 for itrim = 110; old thr = 34.5646 ... break
[13:45:25.686] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3553 < 35 for itrim+1 = 103; old thr = 34.9938 ... break
[13:45:25.730] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3933 < 35 for itrim = 103; old thr = 34.0162 ... break
[13:45:25.767] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0374 < 35 for itrim = 99; old thr = 34.5287 ... break
[13:45:25.799] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1529 < 35 for itrim = 106; old thr = 33.9765 ... break
[13:45:25.876] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:45:25.886] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:25.886] <TB3>     INFO:     run 1 of 1
[13:45:25.886] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:26.234] <TB3>     INFO: Expecting 5025280 events.
[13:46:02.012] <TB3>     INFO: 872688 events read in total (35063ms).
[13:46:37.099] <TB3>     INFO: 1744376 events read in total (70150ms).
[13:47:12.178] <TB3>     INFO: 2615320 events read in total (105230ms).
[13:47:47.085] <TB3>     INFO: 3475504 events read in total (140136ms).
[13:48:22.006] <TB3>     INFO: 4331040 events read in total (175057ms).
[13:48:50.278] <TB3>     INFO: 5025280 events read in total (203329ms).
[13:48:50.353] <TB3>     INFO: Test took 204468ms.
[13:48:50.535] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:50.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:52.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:54.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:55.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:57.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:58.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:00.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:01.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:03.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:05.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:06.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:08.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:09.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:11.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:13.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:14.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:16.242] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261844992
[13:49:16.243] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.817075 .. 50.218899
[13:49:16.326] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:49:16.338] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:16.338] <TB3>     INFO:     run 1 of 1
[13:49:16.338] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:16.701] <TB3>     INFO: Expecting 2030080 events.
[13:49:58.169] <TB3>     INFO: 1161920 events read in total (40753ms).
[13:50:28.808] <TB3>     INFO: 2030080 events read in total (71392ms).
[13:50:28.835] <TB3>     INFO: Test took 72497ms.
[13:50:28.878] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:28.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:29.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:31.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:32.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:33.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:34.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:35.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:36.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:37.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:38.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:39.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:40.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:41.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:42.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:43.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:45.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:46.274] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242307072
[13:50:46.365] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.877267 .. 44.723746
[13:50:46.462] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:50:46.473] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:46.473] <TB3>     INFO:     run 1 of 1
[13:50:46.473] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:46.828] <TB3>     INFO: Expecting 1597440 events.
[13:51:31.591] <TB3>     INFO: 1163056 events read in total (44048ms).
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04a 8040 4609 4609 6c5 2663 4609 4609 4609 4609 4609 4609 e022 c000 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a044 80c0 4608 4608 6c5 2663 4608 4608 4608 4608 6c5 266c 4608 4608 e022 c000 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a045 8000 4608 4608 6c5 2662 4608 4608 4608 4608 4608 4608 e022 c000 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a046 8040 4608 4608 6c5 2664 4608 4608 4608 4608 4608 4608 e022 c000 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a047 80b1 4608 4608 4608 4608 4608 4608 4608 4608 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a048 80c0 4608 4608 6c5 2662 4608 4608 4609 4608 4608 4608 e022 c000 
[13:51:42.223] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a049 8000 4608 4608 6c5 2661 4608 4608 4609 4608 4608 4608 e022 c000 
[13:51:47.216] <TB3>     INFO: 1597440 events read in total (59673ms).
[13:51:47.230] <TB3>     INFO: Test took 60757ms.
[13:51:47.263] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:47.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:48.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:49.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:50.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:51.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:52.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:53.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:54.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:55.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:56.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:57.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:57.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:58.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:59.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:00.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:01.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:02.883] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296022016
[13:52:02.964] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.854212 .. 41.711710
[13:52:03.040] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:52:03.051] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:03.051] <TB3>     INFO:     run 1 of 1
[13:52:03.051] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:03.394] <TB3>     INFO: Expecting 1331200 events.
[13:52:45.062] <TB3>     INFO: 1158368 events read in total (40953ms).
[13:52:51.582] <TB3>     INFO: 1331200 events read in total (47474ms).
[13:52:51.598] <TB3>     INFO: Test took 48547ms.
[13:52:51.668] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:51.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:52.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:53.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:54.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:55.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:56.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:57.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:58.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:59.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:00.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:01.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:02.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:03.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:04.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:05.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:06.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:07.531] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255057920
[13:53:07.613] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.116494 .. 41.711710
[13:53:07.691] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:53:07.701] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:07.701] <TB3>     INFO:     run 1 of 1
[13:53:07.701] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:08.045] <TB3>     INFO: Expecting 1231360 events.
[13:53:50.034] <TB3>     INFO: 1128048 events read in total (41274ms).
[13:53:54.214] <TB3>     INFO: 1231360 events read in total (45454ms).
[13:53:54.228] <TB3>     INFO: Test took 46527ms.
[13:53:54.261] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:54.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:55.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:56.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:57.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:58.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:59.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:59.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:00.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:01.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:02.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:03.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:04.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:05.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:06.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:07.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:08.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:09.414] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309506048
[13:54:09.506] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:54:09.506] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:54:09.516] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:09.516] <TB3>     INFO:     run 1 of 1
[13:54:09.516] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:09.861] <TB3>     INFO: Expecting 1364480 events.
[13:54:50.425] <TB3>     INFO: 1075440 events read in total (39849ms).
[13:55:01.339] <TB3>     INFO: 1364480 events read in total (50763ms).
[13:55:01.354] <TB3>     INFO: Test took 51838ms.
[13:55:01.387] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:01.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:02.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:03.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:04.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:05.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:06.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:07.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:08.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:09.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:10.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:11.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:12.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:13.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:14.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:15.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:16.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:17.630] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323887104
[13:55:17.668] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:17.669] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:17.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:17.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:17.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:17.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:17.670] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:17.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:17.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:17.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:17.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:17.673] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:17.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:17.687] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C2.dat
[13:55:17.694] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C3.dat
[13:55:17.701] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C4.dat
[13:55:17.708] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C5.dat
[13:55:17.715] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C6.dat
[13:55:17.722] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C7.dat
[13:55:17.729] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C8.dat
[13:55:17.736] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C9.dat
[13:55:17.744] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C10.dat
[13:55:17.750] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C11.dat
[13:55:17.757] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C12.dat
[13:55:17.764] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C13.dat
[13:55:17.771] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C14.dat
[13:55:17.778] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C15.dat
[13:55:17.785] <TB3>     INFO: PixTestTrim::trimTest() done
[13:55:17.785] <TB3>     INFO: vtrim:     124 111 113 105 112 114 107 109 105 106 100 110 103 103  99 106 
[13:55:17.785] <TB3>     INFO: vthrcomp:  105 102  94 102  89 105 106 102  90 108 103 102  88  99 103 106 
[13:55:17.785] <TB3>     INFO: vcal mean:  35.01  34.97  34.98  34.98  35.01  35.01  34.99  34.98  34.98  35.01  35.00  34.98  34.97  34.96  34.93  34.97 
[13:55:17.785] <TB3>     INFO: vcal RMS:    0.84   0.82   0.87   0.82   0.77   0.80   0.79   0.87   0.80   0.85   0.81   0.78   0.79   0.85   0.81   0.82 
[13:55:17.785] <TB3>     INFO: bits mean:   8.82   9.33   9.28   9.69   9.52   8.35   8.93   9.45   9.34   8.70   9.15   9.85   9.07   9.94   9.47   8.60 
[13:55:17.785] <TB3>     INFO: bits RMS:    2.62   2.72   2.68   2.58   2.45   2.71   2.43   2.61   2.55   2.57   2.77   2.52   2.62   2.68   2.85   2.57 
[13:55:17.799] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:17.800] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:55:17.800] <TB3>     INFO:    ----------------------------------------------------------------------
[13:55:17.802] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:55:17.802] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:55:17.813] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:17.813] <TB3>     INFO:     run 1 of 1
[13:55:17.814] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:18.157] <TB3>     INFO: Expecting 4160000 events.
[13:56:04.922] <TB3>     INFO: 1174485 events read in total (46050ms).
[13:56:39.827] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:56:39.827] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (215) !=  TBM ID (48)
[13:56:39.827] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (49) !=  TBM ID (215)
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0da 8040 4609 301 2a84 4609 301 2a6f 4609 301 2a61 4609 301 2aae 4608 301 2ac0 4609 301 2a89 4609 301 2a8a 4609 301 2a84 e022 c000 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d5 8000 4608 301 2a85 4608 301 2a6d 4608 301 2a61 4608 301 2aaf 4609 301 2aaf 4608 301 2a88 4608 301 2a8a 4608 301 2a85 e022 c000 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0d6 8040 4608 301 2a85 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 801a 4608 2a83 1a 4608 301 2aae 4608 301 2ac0 4608 301 2a89 4608 301 2a8b 4608 301 2a83 e022 c000 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d7 80b1 4609 301 2a86 4609 301 2a6d 4609 301 2a61 4609 301 2aaf 4608 301 2aaf 4609 301 2a88 4609 301 2a8b 4609 301 2a85 e022 c000 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d8 80c0 4608 301 2a86 4608 301 2a6e 4608 301 2a61 4608 301 2aad 4609 301 2aaf 4608 301 2a89 4608 301 2a8a 4608 301 2a84 e022 c000 
[13:56:39.828] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d9 8000 4608 301 2a85 4608 301 2a6e 4608 301 2a63 4608 301 2aae 4608 301 2aaf 4608 301 2a87 4608 301 2a8a 4608 301 2a84 e022 c000 
[13:56:51.466] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[13:56:51.488] <TB3>     INFO: 1174485 events read in total (92617ms).
[13:57:37.755] <TB3>     INFO: 2322690 events read in total (138884ms).
[13:58:05.144] <TB3>     INFO: 2997640 events read in total (166273ms).
[13:58:05.151] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 232472 Events.
[13:58:05.187] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[13:58:05.533] <TB3>     INFO: Expecting 4160000 events.
[13:58:52.750] <TB3>     INFO: 1174520 events read in total (46502ms).
[13:59:35.676] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:59:35.676] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a032 8040 4608 4609 4608 4609 4608 45c 2aa9 4609 4608 4609 e022 c000 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02c 80c0 4608 4608 4608 4608 460a 45c 2aa9 4608 4608 4608 e022 c000 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02d 8000 4609 4609 4609 4609 45c 2aa9 4608 45c 2aa9 4609 4609 4609 e022 c000 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02e 8040 460a 460a 460a 460a 4609 45c 2aa9 460a 460a 460a e022 c000 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a02f 80b1 4608 4608 4608 4608 4608 45c 2aa8 4608 4608 4608 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 80c0 4608 4608 4608 4608 4608 45c 2aa9 4609 4609 4609 e022 c000 
[13:59:35.677] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a031 8000 4608 4608 4609 45c 2a4f 4609 4608 45c 2aa9 4608 4609 4609 e022 c000 
[13:59:39.205] <TB3>     INFO: 2336835 events read in total (92957ms).
[14:00:28.469] <TB3>     INFO: 3484955 events read in total (142221ms).
[14:00:56.085] <TB3>     INFO: 4160000 events read in total (169837ms).
[14:00:56.151] <TB3>     INFO: Test took 170964ms.
[14:00:56.280] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:56.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:58.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:00.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:02.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:04.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:06.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:08.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:10.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:11.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:13.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:15.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:17.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:19.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:21.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:23.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:25.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:27.258] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308547584
[14:01:27.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:01:27.337] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:01:27.338] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:01:27.352] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:27.353] <TB3>     INFO:     run 1 of 1
[14:01:27.353] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:27.707] <TB3>     INFO: Expecting 3619200 events.
[14:02:16.243] <TB3>     INFO: 1214450 events read in total (47821ms).
[14:03:03.014] <TB3>     INFO: 2411375 events read in total (94592ms).
[14:03:50.487] <TB3>     INFO: 3599010 events read in total (142065ms).
[14:03:51.649] <TB3>     INFO: 3619200 events read in total (143227ms).
[14:03:51.687] <TB3>     INFO: Test took 144333ms.
[14:03:51.780] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:51.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:53.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:55.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:57.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:58.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:00.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:02.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:03.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:05.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:07.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:09.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:10.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:12.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:14.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:16.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:17.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:19.516] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380600320
[14:04:19.517] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:04:19.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:04:19.599] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:04:19.612] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:19.612] <TB3>     INFO:     run 1 of 1
[14:04:19.612] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:19.971] <TB3>     INFO: Expecting 3411200 events.
[14:05:09.587] <TB3>     INFO: 1260265 events read in total (48901ms).
[14:05:57.431] <TB3>     INFO: 2497250 events read in total (96745ms).
[14:06:33.374] <TB3>     INFO: 3411200 events read in total (132688ms).
[14:06:33.410] <TB3>     INFO: Test took 133798ms.
[14:06:33.491] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:33.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:35.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:37.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:38.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:40.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:42.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:43.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:45.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:47.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:48.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:50.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:52.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:53.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:55.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:57.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:58.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:00.461] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380600320
[14:07:00.462] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:07:00.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:07:00.536] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[14:07:00.549] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:00.549] <TB3>     INFO:     run 1 of 1
[14:07:00.549] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:00.904] <TB3>     INFO: Expecting 3369600 events.
[14:07:50.403] <TB3>     INFO: 1269940 events read in total (48784ms).
[14:08:38.966] <TB3>     INFO: 2514800 events read in total (97347ms).
[14:09:12.569] <TB3>     INFO: 3369600 events read in total (130950ms).
[14:09:12.608] <TB3>     INFO: Test took 132060ms.
[14:09:12.686] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:12.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:14.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:16.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:17.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:19.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:21.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:22.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:24.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:25.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:27.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:29.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:30.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:32.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:34.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:35.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:37.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:39.646] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380600320
[14:09:39.647] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:09:39.760] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:09:39.760] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[14:09:39.779] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:39.779] <TB3>     INFO:     run 1 of 1
[14:09:39.779] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:40.152] <TB3>     INFO: Expecting 3369600 events.
[14:10:29.480] <TB3>     INFO: 1269020 events read in total (48613ms).
[14:11:18.102] <TB3>     INFO: 2512730 events read in total (97236ms).
[14:11:51.961] <TB3>     INFO: 3369600 events read in total (131094ms).
[14:11:51.000] <TB3>     INFO: Test took 132222ms.
[14:11:52.078] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:52.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:53.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:55.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:57.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:58.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:00.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:02.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:03.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:05.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:06.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:08.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:10.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:11.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:13.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:15.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:16.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:18.472] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380600320
[14:12:18.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.11178, thr difference RMS: 1.56114
[14:12:18.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.4174, thr difference RMS: 1.35175
[14:12:18.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.7781, thr difference RMS: 1.6001
[14:12:18.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.18458, thr difference RMS: 1.58334
[14:12:18.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.46953, thr difference RMS: 1.29903
[14:12:18.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.02346, thr difference RMS: 1.68616
[14:12:18.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.8291, thr difference RMS: 1.1932
[14:12:18.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0315, thr difference RMS: 1.63571
[14:12:18.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86632, thr difference RMS: 1.61253
[14:12:18.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.1803, thr difference RMS: 1.21167
[14:12:18.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.47419, thr difference RMS: 1.61351
[14:12:18.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.53825, thr difference RMS: 1.61206
[14:12:18.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.74113, thr difference RMS: 1.58158
[14:12:18.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.33994, thr difference RMS: 1.72881
[14:12:18.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.80471, thr difference RMS: 1.77434
[14:12:18.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.7798, thr difference RMS: 1.22406
[14:12:18.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.16527, thr difference RMS: 1.54509
[14:12:18.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.399, thr difference RMS: 1.34904
[14:12:18.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.82378, thr difference RMS: 1.59231
[14:12:18.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.18179, thr difference RMS: 1.56879
[14:12:18.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.37129, thr difference RMS: 1.31044
[14:12:18.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.05927, thr difference RMS: 1.68546
[14:12:18.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.8782, thr difference RMS: 1.19386
[14:12:18.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0457, thr difference RMS: 1.61103
[14:12:18.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.84237, thr difference RMS: 1.64071
[14:12:18.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.2498, thr difference RMS: 1.20126
[14:12:18.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.52614, thr difference RMS: 1.6105
[14:12:18.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.5422, thr difference RMS: 1.59187
[14:12:18.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.62791, thr difference RMS: 1.60653
[14:12:18.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.32158, thr difference RMS: 1.69952
[14:12:18.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.87433, thr difference RMS: 1.77381
[14:12:18.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.8163, thr difference RMS: 1.2107
[14:12:18.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.24169, thr difference RMS: 1.53273
[14:12:18.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4917, thr difference RMS: 1.33423
[14:12:18.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.92408, thr difference RMS: 1.61838
[14:12:18.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.29864, thr difference RMS: 1.55811
[14:12:18.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.34103, thr difference RMS: 1.29958
[14:12:18.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.18486, thr difference RMS: 1.68207
[14:12:18.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 12.1309, thr difference RMS: 1.19437
[14:12:18.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1214, thr difference RMS: 1.61875
[14:12:18.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.91752, thr difference RMS: 1.62125
[14:12:18.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.4224, thr difference RMS: 1.20443
[14:12:18.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.66948, thr difference RMS: 1.60017
[14:12:18.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.66275, thr difference RMS: 1.58738
[14:12:18.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.64853, thr difference RMS: 1.63289
[14:12:18.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.47387, thr difference RMS: 1.70325
[14:12:18.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.91362, thr difference RMS: 1.7602
[14:12:18.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8688, thr difference RMS: 1.21367
[14:12:18.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.37805, thr difference RMS: 1.5501
[14:12:18.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.6581, thr difference RMS: 1.343
[14:12:18.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.94271, thr difference RMS: 1.62088
[14:12:18.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.37065, thr difference RMS: 1.57114
[14:12:18.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.36538, thr difference RMS: 1.29286
[14:12:18.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.29299, thr difference RMS: 1.66779
[14:12:18.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 12.367, thr difference RMS: 1.196
[14:12:18.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2364, thr difference RMS: 1.61475
[14:12:18.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.05878, thr difference RMS: 1.60796
[14:12:18.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.7445, thr difference RMS: 1.18315
[14:12:18.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.88487, thr difference RMS: 1.61496
[14:12:18.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.81041, thr difference RMS: 1.59622
[14:12:18.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.67121, thr difference RMS: 1.63082
[14:12:18.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.56117, thr difference RMS: 1.68322
[14:12:18.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.94989, thr difference RMS: 1.75042
[14:12:18.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.9411, thr difference RMS: 1.17543
[14:12:18.594] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:12:18.597] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2149 seconds
[14:12:18.597] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:12:19.303] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:12:19.303] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:12:19.306] <TB3>     INFO: ######################################################################
[14:12:19.306] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:12:19.306] <TB3>     INFO: ######################################################################
[14:12:19.306] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:19.306] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:12:19.306] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:19.306] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:12:19.319] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:12:19.319] <TB3>     INFO:     run 1 of 1
[14:12:19.319] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:19.662] <TB3>     INFO: Expecting 59072000 events.
[14:12:48.938] <TB3>     INFO: 1072800 events read in total (28562ms).
[14:13:17.389] <TB3>     INFO: 2141200 events read in total (57013ms).
[14:13:45.795] <TB3>     INFO: 3209600 events read in total (85419ms).
[14:14:14.566] <TB3>     INFO: 4281000 events read in total (114190ms).
[14:14:42.896] <TB3>     INFO: 5349600 events read in total (142520ms).
[14:15:11.487] <TB3>     INFO: 6418400 events read in total (171111ms).
[14:15:40.182] <TB3>     INFO: 7490800 events read in total (199806ms).
[14:16:08.956] <TB3>     INFO: 8559200 events read in total (228580ms).
[14:16:37.805] <TB3>     INFO: 9627600 events read in total (257429ms).
[14:17:06.580] <TB3>     INFO: 10700200 events read in total (286204ms).
[14:17:35.357] <TB3>     INFO: 11768800 events read in total (314981ms).
[14:18:04.154] <TB3>     INFO: 12837600 events read in total (343778ms).
[14:18:32.799] <TB3>     INFO: 13909000 events read in total (372423ms).
[14:19:01.617] <TB3>     INFO: 14977200 events read in total (401241ms).
[14:19:30.540] <TB3>     INFO: 16046000 events read in total (430164ms).
[14:19:59.396] <TB3>     INFO: 17119200 events read in total (459021ms).
[14:20:28.121] <TB3>     INFO: 18187800 events read in total (487745ms).
[14:20:56.951] <TB3>     INFO: 19257400 events read in total (516575ms).
[14:21:25.825] <TB3>     INFO: 20329000 events read in total (545449ms).
[14:21:54.522] <TB3>     INFO: 21397600 events read in total (574146ms).
[14:22:23.147] <TB3>     INFO: 22468000 events read in total (602771ms).
[14:22:51.892] <TB3>     INFO: 23538600 events read in total (631517ms).
[14:23:20.602] <TB3>     INFO: 24606800 events read in total (660226ms).
[14:23:49.456] <TB3>     INFO: 25677200 events read in total (689080ms).
[14:24:18.344] <TB3>     INFO: 26748200 events read in total (717968ms).
[14:24:47.083] <TB3>     INFO: 27817000 events read in total (746707ms).
[14:25:16.015] <TB3>     INFO: 28889600 events read in total (775639ms).
[14:25:44.931] <TB3>     INFO: 29958000 events read in total (804555ms).
[14:26:13.725] <TB3>     INFO: 31026400 events read in total (833349ms).
[14:26:42.650] <TB3>     INFO: 32098200 events read in total (862274ms).
[14:27:11.429] <TB3>     INFO: 33166600 events read in total (891053ms).
[14:27:40.462] <TB3>     INFO: 34234800 events read in total (920086ms).
[14:28:09.260] <TB3>     INFO: 35304800 events read in total (948884ms).
[14:28:38.195] <TB3>     INFO: 36375400 events read in total (977819ms).
[14:29:07.147] <TB3>     INFO: 37443800 events read in total (1006771ms).
[14:29:36.178] <TB3>     INFO: 38514200 events read in total (1035802ms).
[14:30:04.962] <TB3>     INFO: 39584400 events read in total (1064586ms).
[14:30:33.933] <TB3>     INFO: 40653000 events read in total (1093557ms).
[14:31:02.716] <TB3>     INFO: 41724400 events read in total (1122340ms).
[14:31:31.744] <TB3>     INFO: 42794600 events read in total (1151368ms).
[14:32:00.483] <TB3>     INFO: 43863400 events read in total (1180107ms).
[14:32:29.391] <TB3>     INFO: 44935800 events read in total (1209015ms).
[14:32:58.139] <TB3>     INFO: 46004400 events read in total (1237763ms).
[14:33:27.156] <TB3>     INFO: 47072600 events read in total (1266780ms).
[14:33:56.273] <TB3>     INFO: 48145200 events read in total (1295897ms).
[14:34:25.168] <TB3>     INFO: 49213800 events read in total (1324792ms).
[14:34:54.241] <TB3>     INFO: 50281800 events read in total (1353865ms).
[14:35:23.067] <TB3>     INFO: 51354000 events read in total (1382691ms).
[14:35:51.865] <TB3>     INFO: 52422400 events read in total (1411489ms).
[14:36:20.733] <TB3>     INFO: 53490800 events read in total (1440357ms).
[14:36:49.712] <TB3>     INFO: 54562000 events read in total (1469336ms).
[14:37:17.900] <TB3>     INFO: 55631200 events read in total (1497524ms).
[14:37:45.866] <TB3>     INFO: 56699600 events read in total (1525490ms).
[14:38:14.006] <TB3>     INFO: 57769800 events read in total (1553630ms).
[14:38:42.279] <TB3>     INFO: 58840200 events read in total (1581903ms).
[14:38:48.855] <TB3>     INFO: 59072000 events read in total (1588479ms).
[14:38:48.884] <TB3>     INFO: Test took 1589565ms.
[14:38:48.941] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:49.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:49.064] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:50.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:50.246] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:51.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:51.393] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:52.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:52.565] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:53.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:53.738] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:54.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:54.895] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:56.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:56.051] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:57.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:57.203] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:58.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:58.368] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:38:59.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:59.541] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:00.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:00.713] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:01.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:01.892] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:03.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:03.072] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:04.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:04.253] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:05.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:05.390] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:06.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:06.557] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:07.742] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453283840
[14:39:07.772] <TB3>     INFO: PixTestScurves::scurves() done 
[14:39:07.772] <TB3>     INFO: Vcal mean:  35.06  35.08  35.09  35.08  35.11  35.06  35.10  35.10  35.09  35.21  35.09  35.06  35.28  35.06  35.03  35.19 
[14:39:07.772] <TB3>     INFO: Vcal RMS:    0.72   0.69   0.74   0.69   0.64   0.67   0.66   0.74   0.67   0.72   0.67   0.68   0.67   0.72   0.67   0.69 
[14:39:07.772] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:39:07.849] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:39:07.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:39:07.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:39:07.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:39:07.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:39:07.849] <TB3>     INFO: ######################################################################
[14:39:07.849] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:39:07.849] <TB3>     INFO: ######################################################################
[14:39:07.853] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:39:08.195] <TB3>     INFO: Expecting 41600 events.
[14:39:12.270] <TB3>     INFO: 41600 events read in total (3353ms).
[14:39:12.270] <TB3>     INFO: Test took 4417ms.
[14:39:12.278] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:12.279] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:39:12.279] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:39:12.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:39:12.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:39:12.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:39:12.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:39:12.627] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:12.970] <TB3>     INFO: Expecting 41600 events.
[14:39:17.130] <TB3>     INFO: 41600 events read in total (3445ms).
[14:39:17.130] <TB3>     INFO: Test took 4503ms.
[14:39:17.138] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:17.138] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:39:17.138] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.447
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [24 ,9] phvalue 174
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.001
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.851
[14:39:17.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 164
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.309
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 181
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.195
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 184
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.358
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.703
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.787
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.004
[14:39:17.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,6] phvalue 165
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.855
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.257
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.373
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.691
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.226
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.342
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 176
[14:39:17.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.309
[14:39:17.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[14:39:17.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:39:17.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:39:17.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:39:17.234] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:39:17.578] <TB3>     INFO: Expecting 41600 events.
[14:39:21.694] <TB3>     INFO: 41600 events read in total (3401ms).
[14:39:21.695] <TB3>     INFO: Test took 4461ms.
[14:39:21.703] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:21.703] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:39:21.704] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:39:21.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:39:21.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 2
[14:39:21.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8259
[14:39:21.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 69
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9673
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 62
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.0177
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1585
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 85
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0596
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2547
[14:39:21.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,19] phvalue 72
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5062
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8344
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.5666
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 54
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7401
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 63
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4242
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 71
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5691
[14:39:21.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7452
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 84
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8652
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 65
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4069
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,31] phvalue 69
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4086
[14:39:21.711] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[14:39:21.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:39:22.123] <TB3>     INFO: Expecting 2560 events.
[14:39:23.082] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:23.082] <TB3>     INFO: Test took 1368ms.
[14:39:23.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:23.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 1 1
[14:39:23.590] <TB3>     INFO: Expecting 2560 events.
[14:39:24.548] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:24.548] <TB3>     INFO: Test took 1466ms.
[14:39:24.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:24.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:39:25.056] <TB3>     INFO: Expecting 2560 events.
[14:39:26.012] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:26.013] <TB3>     INFO: Test took 1465ms.
[14:39:26.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:26.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 3 3
[14:39:26.521] <TB3>     INFO: Expecting 2560 events.
[14:39:27.481] <TB3>     INFO: 2560 events read in total (245ms).
[14:39:27.481] <TB3>     INFO: Test took 1467ms.
[14:39:27.481] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:27.482] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 4 4
[14:39:27.989] <TB3>     INFO: Expecting 2560 events.
[14:39:28.946] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:28.946] <TB3>     INFO: Test took 1464ms.
[14:39:28.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:28.947] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 19, 5 5
[14:39:29.454] <TB3>     INFO: Expecting 2560 events.
[14:39:30.413] <TB3>     INFO: 2560 events read in total (244ms).
[14:39:30.413] <TB3>     INFO: Test took 1466ms.
[14:39:30.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:30.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:39:30.921] <TB3>     INFO: Expecting 2560 events.
[14:39:31.878] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:31.878] <TB3>     INFO: Test took 1464ms.
[14:39:31.878] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:31.879] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[14:39:32.387] <TB3>     INFO: Expecting 2560 events.
[14:39:33.344] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:33.345] <TB3>     INFO: Test took 1466ms.
[14:39:33.347] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:33.347] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 8 8
[14:39:33.852] <TB3>     INFO: Expecting 2560 events.
[14:39:34.810] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:34.810] <TB3>     INFO: Test took 1463ms.
[14:39:34.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:34.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 9 9
[14:39:35.318] <TB3>     INFO: Expecting 2560 events.
[14:39:36.276] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:36.277] <TB3>     INFO: Test took 1466ms.
[14:39:36.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:36.277] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[14:39:36.785] <TB3>     INFO: Expecting 2560 events.
[14:39:37.742] <TB3>     INFO: 2560 events read in total (242ms).
[14:39:37.743] <TB3>     INFO: Test took 1466ms.
[14:39:37.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:37.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:39:38.250] <TB3>     INFO: Expecting 2560 events.
[14:39:39.208] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:39.209] <TB3>     INFO: Test took 1465ms.
[14:39:39.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:39.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[14:39:39.716] <TB3>     INFO: Expecting 2560 events.
[14:39:40.676] <TB3>     INFO: 2560 events read in total (245ms).
[14:39:40.676] <TB3>     INFO: Test took 1467ms.
[14:39:40.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:40.677] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[14:39:41.184] <TB3>     INFO: Expecting 2560 events.
[14:39:42.144] <TB3>     INFO: 2560 events read in total (245ms).
[14:39:42.144] <TB3>     INFO: Test took 1467ms.
[14:39:42.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:42.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 31, 14 14
[14:39:42.652] <TB3>     INFO: Expecting 2560 events.
[14:39:43.610] <TB3>     INFO: 2560 events read in total (243ms).
[14:39:43.610] <TB3>     INFO: Test took 1464ms.
[14:39:43.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:43.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:39:44.118] <TB3>     INFO: Expecting 2560 events.
[14:39:45.074] <TB3>     INFO: 2560 events read in total (241ms).
[14:39:45.074] <TB3>     INFO: Test took 1464ms.
[14:39:45.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:39:45.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:39:45.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:39:45.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:39:45.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:39:45.077] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:45.584] <TB3>     INFO: Expecting 655360 events.
[14:39:57.308] <TB3>     INFO: 655360 events read in total (11009ms).
[14:39:57.319] <TB3>     INFO: Expecting 655360 events.
[14:40:09.009] <TB3>     INFO: 655360 events read in total (11119ms).
[14:40:09.024] <TB3>     INFO: Expecting 655360 events.
[14:40:20.600] <TB3>     INFO: 655360 events read in total (11012ms).
[14:40:20.619] <TB3>     INFO: Expecting 655360 events.
[14:40:32.219] <TB3>     INFO: 655360 events read in total (11036ms).
[14:40:32.243] <TB3>     INFO: Expecting 655360 events.
[14:40:43.878] <TB3>     INFO: 655360 events read in total (11077ms).
[14:40:43.908] <TB3>     INFO: Expecting 655360 events.
[14:40:55.495] <TB3>     INFO: 655360 events read in total (11039ms).
[14:40:55.529] <TB3>     INFO: Expecting 655360 events.
[14:41:07.185] <TB3>     INFO: 655360 events read in total (11114ms).
[14:41:07.223] <TB3>     INFO: Expecting 655360 events.
[14:41:18.796] <TB3>     INFO: 655360 events read in total (11029ms).
[14:41:18.838] <TB3>     INFO: Expecting 655360 events.
[14:41:30.426] <TB3>     INFO: 655360 events read in total (11058ms).
[14:41:30.473] <TB3>     INFO: Expecting 655360 events.
[14:41:40.561] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:41:41.867] <TB3>     INFO: 655360 events read in total (10866ms).
[14:41:41.918] <TB3>     INFO: Expecting 655360 events.
[14:41:53.267] <TB3>     INFO: 655360 events read in total (10822ms).
[14:41:53.323] <TB3>     INFO: Expecting 655360 events.
[14:42:04.998] <TB3>     INFO: 655360 events read in total (11148ms).
[14:42:05.056] <TB3>     INFO: Expecting 655360 events.
[14:42:16.749] <TB3>     INFO: 655360 events read in total (11166ms).
[14:42:16.810] <TB3>     INFO: Expecting 655360 events.
[14:42:28.515] <TB3>     INFO: 655360 events read in total (11178ms).
[14:42:28.584] <TB3>     INFO: Expecting 655360 events.
[14:42:40.341] <TB3>     INFO: 655360 events read in total (11230ms).
[14:42:40.422] <TB3>     INFO: Expecting 655360 events.
[14:42:52.127] <TB3>     INFO: 655360 events read in total (11178ms).
[14:42:52.202] <TB3>     INFO: Test took 187125ms.
[14:42:52.301] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:52.605] <TB3>     INFO: Expecting 655360 events.
[14:43:04.432] <TB3>     INFO: 655360 events read in total (11113ms).
[14:43:04.443] <TB3>     INFO: Expecting 655360 events.
[14:43:16.103] <TB3>     INFO: 655360 events read in total (11090ms).
[14:43:16.118] <TB3>     INFO: Expecting 655360 events.
[14:43:27.806] <TB3>     INFO: 655360 events read in total (11118ms).
[14:43:27.826] <TB3>     INFO: Expecting 655360 events.
[14:43:39.499] <TB3>     INFO: 655360 events read in total (11114ms).
[14:43:39.524] <TB3>     INFO: Expecting 655360 events.
[14:43:51.172] <TB3>     INFO: 655360 events read in total (11090ms).
[14:43:51.200] <TB3>     INFO: Expecting 655360 events.
[14:44:02.878] <TB3>     INFO: 655360 events read in total (11125ms).
[14:44:02.912] <TB3>     INFO: Expecting 655360 events.
[14:44:14.596] <TB3>     INFO: 655360 events read in total (11133ms).
[14:44:14.632] <TB3>     INFO: Expecting 655360 events.
[14:44:26.313] <TB3>     INFO: 655360 events read in total (11141ms).
[14:44:26.356] <TB3>     INFO: Expecting 655360 events.
[14:44:37.964] <TB3>     INFO: 655360 events read in total (11077ms).
[14:44:38.013] <TB3>     INFO: Expecting 655360 events.
[14:44:49.741] <TB3>     INFO: 655360 events read in total (11198ms).
[14:44:49.792] <TB3>     INFO: Expecting 655360 events.
[14:45:01.456] <TB3>     INFO: 655360 events read in total (11138ms).
[14:45:01.509] <TB3>     INFO: Expecting 655360 events.
[14:45:13.186] <TB3>     INFO: 655360 events read in total (11150ms).
[14:45:13.244] <TB3>     INFO: Expecting 655360 events.
[14:45:24.934] <TB3>     INFO: 655360 events read in total (11164ms).
[14:45:24.995] <TB3>     INFO: Expecting 655360 events.
[14:45:36.682] <TB3>     INFO: 655360 events read in total (11161ms).
[14:45:36.748] <TB3>     INFO: Expecting 655360 events.
[14:45:48.412] <TB3>     INFO: 655360 events read in total (11137ms).
[14:45:48.482] <TB3>     INFO: Expecting 655360 events.
[14:46:00.157] <TB3>     INFO: 655360 events read in total (11148ms).
[14:46:00.236] <TB3>     INFO: Test took 187935ms.
[14:46:00.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:46:00.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:46:00.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.422] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:46:00.422] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.422] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:46:00.422] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:46:00.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:46:00.423] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:46:00.424] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:46:00.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:46:00.425] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:46:00.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:46:00.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:46:00.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:46:00.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:00.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:46:00.427] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.435] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.444] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.451] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.458] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:00.466] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.473] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:00.481] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:00.488] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:46:00.495] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:46:00.503] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.510] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:00.517] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:00.524] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:46:00.532] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.539] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.546] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.554] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.561] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.569] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.576] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.583] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.591] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.598] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:00.605] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:00.612] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:46:00.620] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:46:00.627] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:46:00.635] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:00.642] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:46:00.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:00.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:00.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:01.035] <TB3>     INFO: Expecting 41600 events.
[14:46:04.873] <TB3>     INFO: 41600 events read in total (3123ms).
[14:46:04.874] <TB3>     INFO: Test took 4183ms.
[14:46:05.530] <TB3>     INFO: Expecting 41600 events.
[14:46:09.394] <TB3>     INFO: 41600 events read in total (3149ms).
[14:46:09.395] <TB3>     INFO: Test took 4211ms.
[14:46:10.043] <TB3>     INFO: Expecting 41600 events.
[14:46:13.871] <TB3>     INFO: 41600 events read in total (3113ms).
[14:46:13.872] <TB3>     INFO: Test took 4173ms.
[14:46:14.178] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:14.309] <TB3>     INFO: Expecting 2560 events.
[14:46:15.267] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:15.268] <TB3>     INFO: Test took 1090ms.
[14:46:15.270] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:15.777] <TB3>     INFO: Expecting 2560 events.
[14:46:16.736] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:16.736] <TB3>     INFO: Test took 1466ms.
[14:46:16.739] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:17.244] <TB3>     INFO: Expecting 2560 events.
[14:46:18.204] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:18.204] <TB3>     INFO: Test took 1465ms.
[14:46:18.206] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:18.713] <TB3>     INFO: Expecting 2560 events.
[14:46:19.672] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:19.673] <TB3>     INFO: Test took 1467ms.
[14:46:19.675] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:20.181] <TB3>     INFO: Expecting 2560 events.
[14:46:21.141] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:21.141] <TB3>     INFO: Test took 1466ms.
[14:46:21.143] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:21.650] <TB3>     INFO: Expecting 2560 events.
[14:46:22.608] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:22.609] <TB3>     INFO: Test took 1466ms.
[14:46:22.611] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:23.117] <TB3>     INFO: Expecting 2560 events.
[14:46:24.075] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:24.076] <TB3>     INFO: Test took 1465ms.
[14:46:24.078] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:24.584] <TB3>     INFO: Expecting 2560 events.
[14:46:25.540] <TB3>     INFO: 2560 events read in total (241ms).
[14:46:25.541] <TB3>     INFO: Test took 1463ms.
[14:46:25.543] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:26.049] <TB3>     INFO: Expecting 2560 events.
[14:46:27.008] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:27.008] <TB3>     INFO: Test took 1465ms.
[14:46:27.010] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:27.518] <TB3>     INFO: Expecting 2560 events.
[14:46:28.476] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:28.477] <TB3>     INFO: Test took 1467ms.
[14:46:28.479] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:28.986] <TB3>     INFO: Expecting 2560 events.
[14:46:29.947] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:29.947] <TB3>     INFO: Test took 1468ms.
[14:46:29.949] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:30.456] <TB3>     INFO: Expecting 2560 events.
[14:46:31.415] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:31.416] <TB3>     INFO: Test took 1467ms.
[14:46:31.419] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:31.924] <TB3>     INFO: Expecting 2560 events.
[14:46:32.885] <TB3>     INFO: 2560 events read in total (246ms).
[14:46:32.885] <TB3>     INFO: Test took 1466ms.
[14:46:32.887] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:33.394] <TB3>     INFO: Expecting 2560 events.
[14:46:34.352] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:34.352] <TB3>     INFO: Test took 1465ms.
[14:46:34.355] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:34.860] <TB3>     INFO: Expecting 2560 events.
[14:46:35.820] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:35.820] <TB3>     INFO: Test took 1465ms.
[14:46:35.822] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:36.329] <TB3>     INFO: Expecting 2560 events.
[14:46:37.288] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:37.289] <TB3>     INFO: Test took 1467ms.
[14:46:37.291] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:37.798] <TB3>     INFO: Expecting 2560 events.
[14:46:38.754] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:38.755] <TB3>     INFO: Test took 1464ms.
[14:46:38.758] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:39.263] <TB3>     INFO: Expecting 2560 events.
[14:46:40.224] <TB3>     INFO: 2560 events read in total (246ms).
[14:46:40.225] <TB3>     INFO: Test took 1467ms.
[14:46:40.227] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:40.734] <TB3>     INFO: Expecting 2560 events.
[14:46:41.694] <TB3>     INFO: 2560 events read in total (246ms).
[14:46:41.695] <TB3>     INFO: Test took 1468ms.
[14:46:41.697] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:42.203] <TB3>     INFO: Expecting 2560 events.
[14:46:43.165] <TB3>     INFO: 2560 events read in total (247ms).
[14:46:43.165] <TB3>     INFO: Test took 1469ms.
[14:46:43.169] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:43.674] <TB3>     INFO: Expecting 2560 events.
[14:46:44.633] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:44.634] <TB3>     INFO: Test took 1465ms.
[14:46:44.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:45.142] <TB3>     INFO: Expecting 2560 events.
[14:46:46.101] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:46.101] <TB3>     INFO: Test took 1465ms.
[14:46:46.104] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:46.610] <TB3>     INFO: Expecting 2560 events.
[14:46:47.568] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:47.569] <TB3>     INFO: Test took 1466ms.
[14:46:47.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:48.077] <TB3>     INFO: Expecting 2560 events.
[14:46:49.035] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:49.036] <TB3>     INFO: Test took 1465ms.
[14:46:49.038] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:49.544] <TB3>     INFO: Expecting 2560 events.
[14:46:50.503] <TB3>     INFO: 2560 events read in total (244ms).
[14:46:50.503] <TB3>     INFO: Test took 1465ms.
[14:46:50.506] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:51.012] <TB3>     INFO: Expecting 2560 events.
[14:46:51.972] <TB3>     INFO: 2560 events read in total (245ms).
[14:46:51.973] <TB3>     INFO: Test took 1467ms.
[14:46:51.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:52.482] <TB3>     INFO: Expecting 2560 events.
[14:46:53.438] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:53.438] <TB3>     INFO: Test took 1463ms.
[14:46:53.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:53.947] <TB3>     INFO: Expecting 2560 events.
[14:46:54.903] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:54.904] <TB3>     INFO: Test took 1464ms.
[14:46:54.906] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:55.412] <TB3>     INFO: Expecting 2560 events.
[14:46:56.370] <TB3>     INFO: 2560 events read in total (243ms).
[14:46:56.371] <TB3>     INFO: Test took 1465ms.
[14:46:56.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:56.879] <TB3>     INFO: Expecting 2560 events.
[14:46:57.837] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:57.838] <TB3>     INFO: Test took 1465ms.
[14:46:57.841] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:58.346] <TB3>     INFO: Expecting 2560 events.
[14:46:59.303] <TB3>     INFO: 2560 events read in total (242ms).
[14:46:59.304] <TB3>     INFO: Test took 1463ms.
[14:46:59.306] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:59.813] <TB3>     INFO: Expecting 2560 events.
[14:47:00.771] <TB3>     INFO: 2560 events read in total (244ms).
[14:47:00.771] <TB3>     INFO: Test took 1465ms.
[14:47:01.819] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:47:01.819] <TB3>     INFO: PH scale (per ROC):    78  75  79  77  80  78  79  79  81  77  72  88  73  79  82  79
[14:47:01.820] <TB3>     INFO: PH offset (per ROC):  177 186 192 166 163 176 177 181 189 182 178 175 171 181 176 181
[14:47:02.037] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:47:02.041] <TB3>     INFO: ######################################################################
[14:47:02.041] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:47:02.041] <TB3>     INFO: ######################################################################
[14:47:02.041] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:47:02.053] <TB3>     INFO: scanning low vcal = 10
[14:47:02.401] <TB3>     INFO: Expecting 41600 events.
[14:47:06.110] <TB3>     INFO: 41600 events read in total (2994ms).
[14:47:06.111] <TB3>     INFO: Test took 4058ms.
[14:47:06.113] <TB3>     INFO: scanning low vcal = 20
[14:47:06.619] <TB3>     INFO: Expecting 41600 events.
[14:47:10.333] <TB3>     INFO: 41600 events read in total (3000ms).
[14:47:10.334] <TB3>     INFO: Test took 4221ms.
[14:47:10.335] <TB3>     INFO: scanning low vcal = 30
[14:47:10.842] <TB3>     INFO: Expecting 41600 events.
[14:47:14.547] <TB3>     INFO: 41600 events read in total (2990ms).
[14:47:14.547] <TB3>     INFO: Test took 4212ms.
[14:47:14.549] <TB3>     INFO: scanning low vcal = 40
[14:47:15.055] <TB3>     INFO: Expecting 41600 events.
[14:47:19.252] <TB3>     INFO: 41600 events read in total (3482ms).
[14:47:19.253] <TB3>     INFO: Test took 4704ms.
[14:47:19.256] <TB3>     INFO: scanning low vcal = 50
[14:47:19.679] <TB3>     INFO: Expecting 41600 events.
[14:47:23.914] <TB3>     INFO: 41600 events read in total (3520ms).
[14:47:23.915] <TB3>     INFO: Test took 4658ms.
[14:47:23.918] <TB3>     INFO: scanning low vcal = 60
[14:47:24.341] <TB3>     INFO: Expecting 41600 events.
[14:47:28.562] <TB3>     INFO: 41600 events read in total (3506ms).
[14:47:28.563] <TB3>     INFO: Test took 4645ms.
[14:47:28.566] <TB3>     INFO: scanning low vcal = 70
[14:47:28.989] <TB3>     INFO: Expecting 41600 events.
[14:47:33.238] <TB3>     INFO: 41600 events read in total (3533ms).
[14:47:33.239] <TB3>     INFO: Test took 4673ms.
[14:47:33.242] <TB3>     INFO: scanning low vcal = 80
[14:47:33.665] <TB3>     INFO: Expecting 41600 events.
[14:47:37.948] <TB3>     INFO: 41600 events read in total (3568ms).
[14:47:37.949] <TB3>     INFO: Test took 4707ms.
[14:47:37.951] <TB3>     INFO: scanning low vcal = 90
[14:47:38.374] <TB3>     INFO: Expecting 41600 events.
[14:47:42.644] <TB3>     INFO: 41600 events read in total (3555ms).
[14:47:42.645] <TB3>     INFO: Test took 4693ms.
[14:47:42.649] <TB3>     INFO: scanning low vcal = 100
[14:47:43.068] <TB3>     INFO: Expecting 41600 events.
[14:47:47.456] <TB3>     INFO: 41600 events read in total (3673ms).
[14:47:47.457] <TB3>     INFO: Test took 4808ms.
[14:47:47.460] <TB3>     INFO: scanning low vcal = 110
[14:47:47.883] <TB3>     INFO: Expecting 41600 events.
[14:47:52.168] <TB3>     INFO: 41600 events read in total (3570ms).
[14:47:52.169] <TB3>     INFO: Test took 4709ms.
[14:47:52.173] <TB3>     INFO: scanning low vcal = 120
[14:47:52.595] <TB3>     INFO: Expecting 41600 events.
[14:47:56.825] <TB3>     INFO: 41600 events read in total (3515ms).
[14:47:56.826] <TB3>     INFO: Test took 4653ms.
[14:47:56.829] <TB3>     INFO: scanning low vcal = 130
[14:47:57.253] <TB3>     INFO: Expecting 41600 events.
[14:48:01.480] <TB3>     INFO: 41600 events read in total (3512ms).
[14:48:01.480] <TB3>     INFO: Test took 4651ms.
[14:48:01.484] <TB3>     INFO: scanning low vcal = 140
[14:48:01.909] <TB3>     INFO: Expecting 41600 events.
[14:48:06.150] <TB3>     INFO: 41600 events read in total (3526ms).
[14:48:06.151] <TB3>     INFO: Test took 4667ms.
[14:48:06.155] <TB3>     INFO: scanning low vcal = 150
[14:48:06.579] <TB3>     INFO: Expecting 41600 events.
[14:48:10.823] <TB3>     INFO: 41600 events read in total (3529ms).
[14:48:10.824] <TB3>     INFO: Test took 4669ms.
[14:48:10.827] <TB3>     INFO: scanning low vcal = 160
[14:48:11.254] <TB3>     INFO: Expecting 41600 events.
[14:48:15.454] <TB3>     INFO: 41600 events read in total (3486ms).
[14:48:15.455] <TB3>     INFO: Test took 4628ms.
[14:48:15.458] <TB3>     INFO: scanning low vcal = 170
[14:48:15.883] <TB3>     INFO: Expecting 41600 events.
[14:48:20.118] <TB3>     INFO: 41600 events read in total (3520ms).
[14:48:20.119] <TB3>     INFO: Test took 4661ms.
[14:48:20.124] <TB3>     INFO: scanning low vcal = 180
[14:48:20.547] <TB3>     INFO: Expecting 41600 events.
[14:48:24.760] <TB3>     INFO: 41600 events read in total (3498ms).
[14:48:24.761] <TB3>     INFO: Test took 4637ms.
[14:48:24.765] <TB3>     INFO: scanning low vcal = 190
[14:48:25.190] <TB3>     INFO: Expecting 41600 events.
[14:48:29.419] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:29.420] <TB3>     INFO: Test took 4655ms.
[14:48:29.423] <TB3>     INFO: scanning low vcal = 200
[14:48:29.849] <TB3>     INFO: Expecting 41600 events.
[14:48:34.078] <TB3>     INFO: 41600 events read in total (3514ms).
[14:48:34.079] <TB3>     INFO: Test took 4656ms.
[14:48:34.083] <TB3>     INFO: scanning low vcal = 210
[14:48:34.506] <TB3>     INFO: Expecting 41600 events.
[14:48:38.787] <TB3>     INFO: 41600 events read in total (3566ms).
[14:48:38.788] <TB3>     INFO: Test took 4705ms.
[14:48:38.793] <TB3>     INFO: scanning low vcal = 220
[14:48:39.213] <TB3>     INFO: Expecting 41600 events.
[14:48:43.469] <TB3>     INFO: 41600 events read in total (3541ms).
[14:48:43.470] <TB3>     INFO: Test took 4677ms.
[14:48:43.473] <TB3>     INFO: scanning low vcal = 230
[14:48:43.892] <TB3>     INFO: Expecting 41600 events.
[14:48:48.181] <TB3>     INFO: 41600 events read in total (3574ms).
[14:48:48.182] <TB3>     INFO: Test took 4709ms.
[14:48:48.185] <TB3>     INFO: scanning low vcal = 240
[14:48:48.606] <TB3>     INFO: Expecting 41600 events.
[14:48:52.854] <TB3>     INFO: 41600 events read in total (3533ms).
[14:48:52.854] <TB3>     INFO: Test took 4669ms.
[14:48:52.858] <TB3>     INFO: scanning low vcal = 250
[14:48:53.282] <TB3>     INFO: Expecting 41600 events.
[14:48:57.534] <TB3>     INFO: 41600 events read in total (3537ms).
[14:48:57.534] <TB3>     INFO: Test took 4676ms.
[14:48:57.539] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:48:57.957] <TB3>     INFO: Expecting 41600 events.
[14:49:02.209] <TB3>     INFO: 41600 events read in total (3537ms).
[14:49:02.210] <TB3>     INFO: Test took 4671ms.
[14:49:02.213] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:49:02.636] <TB3>     INFO: Expecting 41600 events.
[14:49:06.868] <TB3>     INFO: 41600 events read in total (3517ms).
[14:49:06.869] <TB3>     INFO: Test took 4656ms.
[14:49:06.872] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:49:07.297] <TB3>     INFO: Expecting 41600 events.
[14:49:11.542] <TB3>     INFO: 41600 events read in total (3530ms).
[14:49:11.542] <TB3>     INFO: Test took 4670ms.
[14:49:11.546] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:49:11.968] <TB3>     INFO: Expecting 41600 events.
[14:49:16.214] <TB3>     INFO: 41600 events read in total (3531ms).
[14:49:16.215] <TB3>     INFO: Test took 4669ms.
[14:49:16.218] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:49:16.644] <TB3>     INFO: Expecting 41600 events.
[14:49:20.895] <TB3>     INFO: 41600 events read in total (3536ms).
[14:49:20.896] <TB3>     INFO: Test took 4678ms.
[14:49:21.444] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:49:21.447] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:49:21.447] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:49:21.447] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:49:21.448] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:49:21.448] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:49:21.448] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:49:21.448] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:49:21.448] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:49:21.449] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:49:21.449] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:49:21.449] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:49:21.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:49:21.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:49:21.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:49:21.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:49:21.450] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:50:00.616] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:50:00.616] <TB3>     INFO: non-linearity mean:  0.968 0.959 0.960 0.965 0.963 0.963 0.961 0.961 0.960 0.962 0.956 0.968 0.959 0.955 0.972 0.963
[14:50:00.616] <TB3>     INFO: non-linearity RMS:   0.005 0.007 0.006 0.005 0.005 0.004 0.006 0.005 0.006 0.006 0.006 0.005 0.006 0.006 0.004 0.006
[14:50:00.616] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:50:00.640] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:50:00.663] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:50:00.687] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:50:00.710] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:50:00.733] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:50:00.757] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:50:00.780] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:50:00.803] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:50:00.827] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:50:00.850] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:50:00.873] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:50:00.896] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:50:00.919] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:50:00.943] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:50:00.966] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-S-NA_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:50:00.989] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:50:00.989] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:50:00.997] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:50:00.997] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:50:00.000] <TB3>     INFO: ######################################################################
[14:50:00.000] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:50:00.000] <TB3>     INFO: ######################################################################
[14:50:00.002] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:50:01.013] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:01.013] <TB3>     INFO:     run 1 of 1
[14:50:01.013] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:01.357] <TB3>     INFO: Expecting 3120000 events.
[14:50:49.818] <TB3>     INFO: 1249290 events read in total (47746ms).
[14:51:39.090] <TB3>     INFO: 2494490 events read in total (97018ms).
[14:52:03.921] <TB3>     INFO: 3120000 events read in total (121849ms).
[14:52:03.963] <TB3>     INFO: Test took 122951ms.
[14:52:04.042] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:04.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:05.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:07.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:08.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:10.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:11.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:13.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:14.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:16.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:17.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:19.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:20.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:22.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:23.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:24.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:26.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:27.918] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 452632576
[14:52:27.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:52:27.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5843, RMS = 1.8701
[14:52:27.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:52:27.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:52:27.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2736, RMS = 2.09756
[14:52:27.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7288, RMS = 1.7804
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4974, RMS = 1.77221
[14:52:27.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4357, RMS = 3.73842
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6143, RMS = 3.38369
[14:52:27.953] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8663, RMS = 1.79568
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3277, RMS = 1.76233
[14:52:27.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2269, RMS = 1.09117
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9953, RMS = 1.34627
[14:52:27.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1885, RMS = 1.94505
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.324, RMS = 2.11585
[14:52:27.957] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.6049, RMS = 1.80114
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.5303, RMS = 1.61374
[14:52:27.958] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0949, RMS = 1.99121
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8321, RMS = 1.97518
[14:52:27.959] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:52:27.960] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:52:27.961] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8209, RMS = 1.56709
[14:52:27.961] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:52:27.961] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:52:27.961] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.25, RMS = 1.5671
[14:52:27.961] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.0078, RMS = 1.7841
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.106, RMS = 1.93145
[14:52:27.962] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0014, RMS = 2.00662
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5505, RMS = 1.71139
[14:52:27.963] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.706, RMS = 1.86313
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9616, RMS = 2.38106
[14:52:27.964] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0906, RMS = 1.49925
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.477, RMS = 1.92846
[14:52:27.965] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:52:27.966] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:52:27.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.923, RMS = 1.79205
[14:52:27.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:52:27.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:52:27.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8481, RMS = 1.85637
[14:52:27.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5039, RMS = 1.8405
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3658, RMS = 1.79933
[14:52:27.968] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7059, RMS = 1.84274
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1991, RMS = 1.64057
[14:52:27.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:52:27.972] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:52:27.972] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:52:27.972] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:52:28.068] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:52:28.068] <TB3>     INFO: enter test to run
[14:52:28.068] <TB3>     INFO:   test:  no parameter change
[14:52:28.068] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[14:52:28.069] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[14:52:28.070] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[14:52:28.070] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:52:28.604] <TB3>    QUIET: Connection to board 24 closed.
[14:52:28.605] <TB3>     INFO: pXar: this is the end, my friend
[14:52:28.605] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
