
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80985
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.020 ; gain = 372.777 ; free physical = 129 ; free virtual = 2894
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'mam_to_reg', assumed default net type 'wire' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/datapath.sv:37]
INFO: [Synth 8-11241] undeclared symbol 'notzero', assumed default net type 'wire' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/datapath.sv:37]
INFO: [Synth 8-6157] synthesizing module 'top_module' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/top_module.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-6157] synthesizing module 'controlpath' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'maindec' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/maindec.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/maindec.sv:3]
WARNING: [Synth 8-6104] Input port 'mem_write' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
WARNING: [Synth 8-6104] Input port 'alu_src' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
WARNING: [Synth 8-6104] Input port 'reg_dst' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
WARNING: [Synth 8-6104] Input port 'reg_write' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
WARNING: [Synth 8-6104] Input port 'jump' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:14]
INFO: [Synth 8-6157] synthesizing module 'aludec' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/aludec.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/aludec.sv:4]
WARNING: [Synth 8-6104] Input port 'pc_src' has an internal driver [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:17]
WARNING: [Synth 8-567] referenced signal 'branch' should be on the sensitivity list [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'controlpath' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/controlpath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/datapath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flop' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/d_flop.sv:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flop' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/d_flop.sv:3]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'left_shift' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/left_shift.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'left_shift' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/left_shift.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mux_2x1.sv:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/regfile.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/regfile.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1__parameterized0' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mux_2x1.sv:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1__parameterized0' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'signext' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/signext.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'signext' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/signext.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/alu.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxBEQBNE' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/muxBEQBNE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'muxBEQBNE' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/muxBEQBNE.sv:3]
WARNING: [Synth 8-689] width (2) of port connection 'BeqBne' does not match port width (1) of module 'muxBEQBNE' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/datapath.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/datapath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/imem.sv:3]
INFO: [Synth 8-3876] $readmem data file '/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/data.txt' is read successfully [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/imem.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/imem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/dmem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/dmem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/top_module.sv:3]
WARNING: [Synth 8-3848] Net mem_write in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:7]
WARNING: [Synth 8-3848] Net mem_to_reg in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-3848] Net pc_src in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-3848] Net alu_src in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-3848] Net reg_dst in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-3848] Net reg_write in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-3848] Net jump in module/entity mips does not have driver. [/home/ramdas/Project/cpu/cpu.srcs/sources_1/new/mips.sv:12]
WARNING: [Synth 8-7129] Port a[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module left_shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module left_shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_to_reg in module controlpath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.957 ; gain = 447.715 ; free physical = 139 ; free virtual = 2793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1784.770 ; gain = 465.527 ; free physical = 137 ; free virtual = 2790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.773 ; gain = 473.531 ; free physical = 136 ; free virtual = 2789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1801.680 ; gain = 482.438 ; free physical = 118 ; free virtual = 2774
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 233 ; free virtual = 2635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top_module  | MIPS/DP/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 233 ; free virtual = 2635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top_module  | MIPS/DP/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 229 ; free virtual = 2632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |    33|
|4     |LUT3     |     3|
|5     |LUT4     |    13|
|6     |LUT5     |    31|
|7     |LUT6     |    32|
|8     |RAM32M   |    10|
|9     |RAM32X1D |     4|
|10    |FDCE     |     4|
|11    |IBUF     |     2|
|12    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   210|
|2     |  MIPS      |mips     |   142|
|3     |    DP      |datapath |   142|
|4     |      ALU   |alu      |    40|
|5     |      pcreg |d_flop   |    88|
|6     |      rf    |regfile  |    14|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.164 ; gain = 612.922 ; free physical = 218 ; free virtual = 2629
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.172 ; gain = 612.922 ; free physical = 218 ; free virtual = 2629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.102 ; gain = 0.000 ; free physical = 500 ; free virtual = 2913
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.820 ; gain = 0.000 ; free physical = 424 ; free virtual = 2842
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 9ef6fb28
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.855 ; gain = 693.613 ; free physical = 423 ; free virtual = 2841
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1318.115; main = 1318.115; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2012.824; main = 2012.824; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.832 ; gain = 0.000 ; free physical = 423 ; free virtual = 2841
INFO: [Common 17-1381] The checkpoint '/home/ramdas/Project/cpu/cpu.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 11:58:10 2024...
