Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:21:06 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/NonUniformILP/fir_GM_NonUniformILP_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.072ns (32.019%)  route 2.276ns (67.981%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 6.415 - 4.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.955ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.868ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=3189, routed)        2.000     2.937    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X106Y325       FDCE                                         r  Delay1No14_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y325       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.015 r  Delay1No14_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.532     3.547    Delay1No14_instance/Q[18]
    SLICE_X101Y324       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.671 r  Delay1No14_instance/geqOp_carry__0_i_15__2/O
                         net (fo=1, routed)           0.009     3.680    Sum1Tree0_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X101Y324       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.866 r  Sum1Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.892    Sum1Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X101Y325       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.944 r  Sum1Tree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.214     4.158    Delay1No14_instance/CO[0]
    SLICE_X100Y326       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.167     4.325 f  Delay1No14_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.200     4.525    Delay1No14_instance/Sum1Tree0_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X99Y325        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.650 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.052     4.702    Delay1No14_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X99Y325        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     4.793 r  Delay1No14_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.514     5.307    Delay1No15_instance/Y_reg[23]_0
    SLICE_X103Y322       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.457 r  Delay1No15_instance/shiftedFracY_d1[30]_i_2__2/O
                         net (fo=6, routed)           0.360     5.817    Delay1No15_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X102Y320       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.916 r  Delay1No15_instance/shiftedFracY_d1[38]_i_1__2/O
                         net (fo=2, routed)           0.369     6.285    Sum1Tree0_1_impl_instance/FPAddSubOp_instance/level4__0[15]
    SLICE_X103Y318       FDRE                                         r  Sum1Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=3189, routed)        1.768     6.415    Sum1Tree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X103Y318       FDRE                                         r  Sum1Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]/C
                         clock pessimism              0.431     6.846    
                         clock uncertainty           -0.035     6.810    
    SLICE_X103Y318       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.835    Sum1Tree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[38]
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.550    




