#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 16 22:08:07 2024
# Process ID: 17076
# Current directory: C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.runs/synth_1
# Command line: vivado.exe -log testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl
# Log file: C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.runs/synth_1/testbench.vds
# Journal file: C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8844 
WARNING: [Synth 8-2611] redeclaration of ansi port sys_clk is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:12]
WARNING: [Synth 8-2611] redeclaration of ansi port reset is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port kb_clk is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:16]
WARNING: [Synth 8-2611] redeclaration of ansi port kb_data is not allowed [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:16]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 375.789 ; gain = 114.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/testbench.v:9]
INFO: [Synth 8-6157] synthesizing module 'clock_reset_gen' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:7]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_reset_gen' (1#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/clock_reset_gen.v:7]
INFO: [Synth 8-6157] synthesizing module 'keyboard_emulator' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:11]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:18]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_emulator' (2#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/keyboard_emulator.v:11]
INFO: [Synth 8-6157] synthesizing module 'lab1' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/ps2.v:23]
INFO: [Synth 8-6157] synthesizing module 'kb_sync' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/kb_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'kb_sync' (3#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/kb_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'S2P' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:1]
	Parameter Idle bound to: 4'b0001 
	Parameter S0 bound to: 4'b0010 
	Parameter S1 bound to: 4'b0100 
	Parameter S2 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:35]
WARNING: [Synth 8-5788] Register shift_reg in module S2P is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:38]
WARNING: [Synth 8-5788] Register cnt_reg in module S2P is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:48]
WARNING: [Synth 8-5788] Register valid_o_reg in module S2P is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:64]
WARNING: [Synth 8-5788] Register char_o_reg in module S2P is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:65]
INFO: [Synth 8-6155] done synthesizing module 'S2P' (4#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/S2P.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'char_o' does not match port width (8) of module 'S2P' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/ps2.v:48]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/Display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Display' (5#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/Display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lab1' (6#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/ps2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (7#1) [C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.srcs/sources_1/new/testbench.v:9]
WARNING: [Synth 8-3331] design S2P has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 408.887 ; gain = 147.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 408.887 ; gain = 147.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 408.887 ; gain = 147.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'S2P'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    Idle |                             0001 |                             0001
                      S0 |                             0010 |                             0010
                      S1 |                             0100 |                             0100
                      S2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'S2P'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 408.887 ; gain = 147.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kb_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module S2P 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 531.410 ; gain = 270.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 531.410 ; gain = 270.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 539.273 ; gain = 278.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 653.051 ; gain = 400.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/caden/Desktop/github/lab_1_acc_sys/lab1.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 22:08:26 2024...
