-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layernorm_compute_va is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    n_pipe1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    n_pipe1_V_V_empty_n : IN STD_LOGIC;
    n_pipe1_V_V_read : OUT STD_LOGIC;
    n_pipe2_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_pipe2_V_V_full_n : IN STD_LOGIC;
    n_pipe2_V_V_write : OUT STD_LOGIC;
    mean_pipe1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mean_pipe1_V_V_empty_n : IN STD_LOGIC;
    mean_pipe1_V_V_read : OUT STD_LOGIC;
    in_compute_V_V_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_0_empty_n : IN STD_LOGIC;
    in_compute_V_V_0_read : OUT STD_LOGIC;
    in_compute_V_V_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_1_empty_n : IN STD_LOGIC;
    in_compute_V_V_1_read : OUT STD_LOGIC;
    in_compute_V_V_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_2_empty_n : IN STD_LOGIC;
    in_compute_V_V_2_read : OUT STD_LOGIC;
    in_compute_V_V_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_3_empty_n : IN STD_LOGIC;
    in_compute_V_V_3_read : OUT STD_LOGIC;
    in_compute_V_V_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_4_empty_n : IN STD_LOGIC;
    in_compute_V_V_4_read : OUT STD_LOGIC;
    in_compute_V_V_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_5_empty_n : IN STD_LOGIC;
    in_compute_V_V_5_read : OUT STD_LOGIC;
    in_compute_V_V_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_6_empty_n : IN STD_LOGIC;
    in_compute_V_V_6_read : OUT STD_LOGIC;
    in_compute_V_V_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_7_empty_n : IN STD_LOGIC;
    in_compute_V_V_7_read : OUT STD_LOGIC;
    in_compute_V_V_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_8_empty_n : IN STD_LOGIC;
    in_compute_V_V_8_read : OUT STD_LOGIC;
    in_compute_V_V_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_9_empty_n : IN STD_LOGIC;
    in_compute_V_V_9_read : OUT STD_LOGIC;
    in_compute_V_V_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_10_empty_n : IN STD_LOGIC;
    in_compute_V_V_10_read : OUT STD_LOGIC;
    in_compute_V_V_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_11_empty_n : IN STD_LOGIC;
    in_compute_V_V_11_read : OUT STD_LOGIC;
    in_compute_V_V_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_12_empty_n : IN STD_LOGIC;
    in_compute_V_V_12_read : OUT STD_LOGIC;
    in_compute_V_V_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_13_empty_n : IN STD_LOGIC;
    in_compute_V_V_13_read : OUT STD_LOGIC;
    in_compute_V_V_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_14_empty_n : IN STD_LOGIC;
    in_compute_V_V_14_read : OUT STD_LOGIC;
    in_compute_V_V_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_compute_V_V_15_empty_n : IN STD_LOGIC;
    in_compute_V_V_15_read : OUT STD_LOGIC;
    in_sqrt_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_sqrt_V_V_full_n : IN STD_LOGIC;
    in_sqrt_V_V_write : OUT STD_LOGIC );
end;


architecture behav of layernorm_compute_va is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv38_1 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal n_pipe1_V_V_blk_n : STD_LOGIC;
    signal n_pipe2_V_V_blk_n : STD_LOGIC;
    signal mean_pipe1_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten_reg_1545 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_compute_V_V_0_blk_n : STD_LOGIC;
    signal in_compute_V_V_1_blk_n : STD_LOGIC;
    signal in_compute_V_V_2_blk_n : STD_LOGIC;
    signal in_compute_V_V_3_blk_n : STD_LOGIC;
    signal in_compute_V_V_4_blk_n : STD_LOGIC;
    signal in_compute_V_V_5_blk_n : STD_LOGIC;
    signal in_compute_V_V_6_blk_n : STD_LOGIC;
    signal in_compute_V_V_7_blk_n : STD_LOGIC;
    signal in_compute_V_V_8_blk_n : STD_LOGIC;
    signal in_compute_V_V_9_blk_n : STD_LOGIC;
    signal in_compute_V_V_10_blk_n : STD_LOGIC;
    signal in_compute_V_V_11_blk_n : STD_LOGIC;
    signal in_compute_V_V_12_blk_n : STD_LOGIC;
    signal in_compute_V_V_13_blk_n : STD_LOGIC;
    signal in_compute_V_V_14_blk_n : STD_LOGIC;
    signal in_compute_V_V_15_blk_n : STD_LOGIC;
    signal in_sqrt_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_1545_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_reg_1558_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_467 : STD_LOGIC_VECTOR (37 downto 0);
    signal l_i_reg_478 : STD_LOGIC_VECTOR (5 downto 0);
    signal var_V_0_1_i_reg_489 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_1_1_i_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_2_1_i_reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_3_1_i_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_4_1_i_reg_533 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_5_1_i_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_6_1_i_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_7_1_i_reg_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_8_1_i_reg_577 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_9_1_i_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_10_1_i_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_11_1_i_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_12_1_i_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_13_1_i_reg_632 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_14_1_i_reg_643 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_V_15_1_i_reg_654 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0111_1_i_reg_665 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_913_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal bound_reg_1540 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal exitcond_flatten_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op45_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op201_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_reg_1545_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1545_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_924_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_18_i_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1554_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1554_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_reg_1558_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_reg_1558_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal l_fu_956_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_93_reg_1567 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_94_reg_1572 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_95_reg_1577 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_96_reg_1582 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_97_reg_1587 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_98_reg_1592 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_99_reg_1597 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_100_reg_1602 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_101_reg_1607 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_102_reg_1612 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_103_reg_1617 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_104_reg_1622 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_105_reg_1627 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_106_reg_1632 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_107_reg_1637 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_108_reg_1642 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_i_reg_1647 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_86_i_reg_1652 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_88_i_reg_1657 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_90_i_reg_1662 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_92_i_reg_1667 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_98_i_reg_1672 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_100_i_reg_1677 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_102_i_reg_1682 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_104_i_reg_1687 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_106_i_reg_1692 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_108_i_reg_1697 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_110_i_reg_1702 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_112_i_reg_1707 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_5_i_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_5_i_reg_1712 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_6_i_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_6_i_reg_1717 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_14_i_fu_1234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_14_i_reg_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_0_V_fu_1285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_0_V_reg_1727 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal var_1_V_fu_1297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_1_V_reg_1733 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_2_V_fu_1309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_2_V_reg_1739 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_3_V_fu_1321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_3_V_reg_1745 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_4_V_fu_1333_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_4_V_reg_1751 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_5_V_fu_1339_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_5_V_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_6_V_fu_1344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_6_V_reg_1762 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_7_V_fu_1355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_7_V_reg_1767 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_8_V_fu_1367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_8_V_reg_1773 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_9_V_fu_1379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_9_V_reg_1779 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_10_V_fu_1391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_10_V_reg_1785 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_11_V_fu_1403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_11_V_reg_1791 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_12_V_fu_1415_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_12_V_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_13_V_fu_1427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_13_V_reg_1803 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_14_V_fu_1439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_14_V_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_15_V_fu_1445_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal var_15_V_reg_1815 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp27_fu_1456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp27_reg_1820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter3_state5 : STD_LOGIC;
    signal ap_phi_mux_var_V_0_1_i_phi_fu_493_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_1_1_i_phi_fu_504_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_2_1_i_phi_fu_515_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_3_1_i_phi_fu_526_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_4_1_i_phi_fu_537_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_5_1_i_phi_fu_548_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_6_1_i_phi_fu_559_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_7_1_i_phi_fu_570_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_8_1_i_phi_fu_581_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_9_1_i_phi_fu_592_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_10_1_i_phi_fu_603_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_11_1_i_phi_fu_614_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_12_1_i_phi_fu_625_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_13_1_i_phi_fu_636_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_14_1_i_phi_fu_647_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_15_1_i_phi_fu_658_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0111_4_i_phi_fu_885_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0111_1_i_phi_fu_669_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_0_2_i_phi_fu_681_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_0_2_i_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_0_2_i_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_0_2_i_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_0_2_i_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_1_2_i_phi_fu_693_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_1_2_i_reg_689 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_1_2_i_reg_689 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_1_2_i_reg_689 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_1_2_i_reg_689 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_2_2_i_phi_fu_705_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_2_2_i_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_2_2_i_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_2_2_i_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_2_2_i_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_3_2_i_phi_fu_717_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_3_2_i_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_3_2_i_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_3_2_i_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_3_2_i_reg_713 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_4_2_i_phi_fu_729_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_4_2_i_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_4_2_i_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_4_2_i_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_4_2_i_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_5_2_i_phi_fu_741_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_5_2_i_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_5_2_i_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_5_2_i_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_5_2_i_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_6_2_i_phi_fu_753_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_6_2_i_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_6_2_i_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_6_2_i_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_6_2_i_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_7_2_i_phi_fu_765_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_7_2_i_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_7_2_i_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_7_2_i_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_7_2_i_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_8_2_i_phi_fu_777_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_8_2_i_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_8_2_i_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_8_2_i_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_8_2_i_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_9_2_i_phi_fu_789_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_9_2_i_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_9_2_i_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_9_2_i_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_9_2_i_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_10_2_i_phi_fu_801_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_10_2_i_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_10_2_i_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_10_2_i_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_10_2_i_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_11_2_i_phi_fu_813_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_11_2_i_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_11_2_i_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_11_2_i_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_11_2_i_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_12_2_i_phi_fu_825_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_12_2_i_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_12_2_i_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_12_2_i_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_12_2_i_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_13_2_i_phi_fu_837_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_13_2_i_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_13_2_i_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_13_2_i_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_13_2_i_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_14_2_i_phi_fu_849_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_14_2_i_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_14_2_i_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_14_2_i_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_14_2_i_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_var_V_15_2_i_phi_fu_861_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_var_V_15_2_i_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_var_V_15_2_i_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_var_V_15_2_i_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_var_V_15_2_i_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0111_2_i_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0111_2_i_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0111_2_i_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0111_2_i_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_109_fu_1526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0111_4_i_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_fu_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_901_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl_fu_893_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_shl2_fu_909_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_i3_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_i_mid2_fu_936_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal read_V_i_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_1_i_fu_985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_2_i_fu_1000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_3_i_fu_1015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_4_i_fu_1030_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_5_i_fu_1045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_94_i_fu_1050_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal read_V_6_i_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_i_fu_1069_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal read_V_7_i_fu_1083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_8_i_fu_1098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_9_i_fu_1113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_i_34_fu_1128_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_10_i_fu_1143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_11_i_fu_1158_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_12_i_fu_1173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_13_i_fu_1188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_V_14_i_fu_1203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_114_i_fu_1208_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_5_i_fu_1222_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_5_V_fu_1060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_5_i_fu_1222_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_6_i_fu_1228_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_6_V_fu_1079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_6_i_fu_1228_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_14_i_fu_1234_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_i_fu_1218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_14_i_fu_1234_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_i_fu_1279_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_0_V_fu_1240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_i_fu_1279_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_i_fu_1279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_1_i_fu_1291_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_1_V_fu_1243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_1_i_fu_1291_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_1_i_fu_1291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_2_i_fu_1303_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_2_V_fu_1246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_2_i_fu_1303_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_2_i_fu_1303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_3_i_fu_1315_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_3_V_fu_1249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_3_i_fu_1315_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_3_i_fu_1315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_4_i_fu_1327_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_4_V_fu_1252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_4_i_fu_1327_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_4_i_fu_1327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_7_i_fu_1349_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_7_V_fu_1255_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_7_i_fu_1349_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_7_i_fu_1349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_8_i_fu_1361_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_8_V_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_8_i_fu_1361_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_8_i_fu_1361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_9_i_fu_1373_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_9_V_fu_1261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_9_i_fu_1373_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_9_i_fu_1373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_i_35_fu_1385_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_10_V_fu_1264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_i_35_fu_1385_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_i_35_fu_1385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_10_i_fu_1397_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_11_V_fu_1267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_10_i_fu_1397_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_10_i_fu_1397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_11_i_fu_1409_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_12_V_fu_1270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_11_i_fu_1409_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_11_i_fu_1409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_12_i_fu_1421_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_13_V_fu_1273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_12_i_fu_1421_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_12_i_fu_1421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_13_i_fu_1433_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal y_14_V_fu_1276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_13_i_fu_1433_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_3_13_i_fu_1433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp28_fu_1450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_fu_1466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_fu_1462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp20_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp19_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_fu_1484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_fu_1470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp24_fu_1501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp23_fu_1496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp26_fu_1511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp25_fu_1515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_fu_1505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_fu_1520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp14_fu_1490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_480 : BOOLEAN;
    signal ap_condition_502 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_919_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter3_state5)) or (not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter3_state5))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0111_2_i_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_p_0111_2_i_reg_869 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0111_2_i_reg_869 <= ap_phi_reg_pp0_iter1_p_0111_2_i_reg_869;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_0_2_i_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_0_2_i_reg_677 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_0_2_i_reg_677 <= ap_phi_reg_pp0_iter1_var_V_0_2_i_reg_677;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_10_2_i_reg_797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_10_2_i_reg_797 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_10_2_i_reg_797 <= ap_phi_reg_pp0_iter1_var_V_10_2_i_reg_797;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_11_2_i_reg_809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_11_2_i_reg_809 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_11_2_i_reg_809 <= ap_phi_reg_pp0_iter1_var_V_11_2_i_reg_809;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_12_2_i_reg_821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_12_2_i_reg_821 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_12_2_i_reg_821 <= ap_phi_reg_pp0_iter1_var_V_12_2_i_reg_821;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_13_2_i_reg_833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_13_2_i_reg_833 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_13_2_i_reg_833 <= ap_phi_reg_pp0_iter1_var_V_13_2_i_reg_833;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_14_2_i_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_14_2_i_reg_845 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_14_2_i_reg_845 <= ap_phi_reg_pp0_iter1_var_V_14_2_i_reg_845;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_15_2_i_reg_857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_15_2_i_reg_857 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_15_2_i_reg_857 <= ap_phi_reg_pp0_iter1_var_V_15_2_i_reg_857;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_1_2_i_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_1_2_i_reg_689 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_1_2_i_reg_689 <= ap_phi_reg_pp0_iter1_var_V_1_2_i_reg_689;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_2_2_i_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_2_2_i_reg_701 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_2_2_i_reg_701 <= ap_phi_reg_pp0_iter1_var_V_2_2_i_reg_701;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_3_2_i_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_3_2_i_reg_713 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_3_2_i_reg_713 <= ap_phi_reg_pp0_iter1_var_V_3_2_i_reg_713;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_4_2_i_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_4_2_i_reg_725 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_4_2_i_reg_725 <= ap_phi_reg_pp0_iter1_var_V_4_2_i_reg_725;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_5_2_i_reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_5_2_i_reg_737 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_5_2_i_reg_737 <= ap_phi_reg_pp0_iter1_var_V_5_2_i_reg_737;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_6_2_i_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_6_2_i_reg_749 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_6_2_i_reg_749 <= ap_phi_reg_pp0_iter1_var_V_6_2_i_reg_749;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_7_2_i_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_7_2_i_reg_761 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_7_2_i_reg_761 <= ap_phi_reg_pp0_iter1_var_V_7_2_i_reg_761;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_8_2_i_reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_8_2_i_reg_773 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_8_2_i_reg_773 <= ap_phi_reg_pp0_iter1_var_V_8_2_i_reg_773;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_var_V_9_2_i_reg_785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if (((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_var_V_9_2_i_reg_785 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_var_V_9_2_i_reg_785 <= ap_phi_reg_pp0_iter1_var_V_9_2_i_reg_785;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869 <= ap_phi_mux_p_0111_1_i_phi_fu_669_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869 <= ap_phi_reg_pp0_iter3_p_0111_2_i_reg_869;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_919_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_467 <= indvar_flatten_next_fu_924_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_467 <= ap_const_lv38_0;
            end if; 
        end if;
    end process;

    l_i_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_919_p2 = ap_const_lv1_0))) then 
                l_i_reg_478 <= l_fu_956_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                l_i_reg_478 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_p_0111_2_i_reg_869 <= ap_phi_reg_pp0_iter0_p_0111_2_i_reg_869;
                ap_phi_reg_pp0_iter1_var_V_0_2_i_reg_677 <= ap_phi_reg_pp0_iter0_var_V_0_2_i_reg_677;
                ap_phi_reg_pp0_iter1_var_V_10_2_i_reg_797 <= ap_phi_reg_pp0_iter0_var_V_10_2_i_reg_797;
                ap_phi_reg_pp0_iter1_var_V_11_2_i_reg_809 <= ap_phi_reg_pp0_iter0_var_V_11_2_i_reg_809;
                ap_phi_reg_pp0_iter1_var_V_12_2_i_reg_821 <= ap_phi_reg_pp0_iter0_var_V_12_2_i_reg_821;
                ap_phi_reg_pp0_iter1_var_V_13_2_i_reg_833 <= ap_phi_reg_pp0_iter0_var_V_13_2_i_reg_833;
                ap_phi_reg_pp0_iter1_var_V_14_2_i_reg_845 <= ap_phi_reg_pp0_iter0_var_V_14_2_i_reg_845;
                ap_phi_reg_pp0_iter1_var_V_15_2_i_reg_857 <= ap_phi_reg_pp0_iter0_var_V_15_2_i_reg_857;
                ap_phi_reg_pp0_iter1_var_V_1_2_i_reg_689 <= ap_phi_reg_pp0_iter0_var_V_1_2_i_reg_689;
                ap_phi_reg_pp0_iter1_var_V_2_2_i_reg_701 <= ap_phi_reg_pp0_iter0_var_V_2_2_i_reg_701;
                ap_phi_reg_pp0_iter1_var_V_3_2_i_reg_713 <= ap_phi_reg_pp0_iter0_var_V_3_2_i_reg_713;
                ap_phi_reg_pp0_iter1_var_V_4_2_i_reg_725 <= ap_phi_reg_pp0_iter0_var_V_4_2_i_reg_725;
                ap_phi_reg_pp0_iter1_var_V_5_2_i_reg_737 <= ap_phi_reg_pp0_iter0_var_V_5_2_i_reg_737;
                ap_phi_reg_pp0_iter1_var_V_6_2_i_reg_749 <= ap_phi_reg_pp0_iter0_var_V_6_2_i_reg_749;
                ap_phi_reg_pp0_iter1_var_V_7_2_i_reg_761 <= ap_phi_reg_pp0_iter0_var_V_7_2_i_reg_761;
                ap_phi_reg_pp0_iter1_var_V_8_2_i_reg_773 <= ap_phi_reg_pp0_iter0_var_V_8_2_i_reg_773;
                ap_phi_reg_pp0_iter1_var_V_9_2_i_reg_785 <= ap_phi_reg_pp0_iter0_var_V_9_2_i_reg_785;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_p_0111_2_i_reg_869 <= ap_phi_reg_pp0_iter2_p_0111_2_i_reg_869;
                ap_phi_reg_pp0_iter3_var_V_0_2_i_reg_677 <= ap_phi_reg_pp0_iter2_var_V_0_2_i_reg_677;
                ap_phi_reg_pp0_iter3_var_V_10_2_i_reg_797 <= ap_phi_reg_pp0_iter2_var_V_10_2_i_reg_797;
                ap_phi_reg_pp0_iter3_var_V_11_2_i_reg_809 <= ap_phi_reg_pp0_iter2_var_V_11_2_i_reg_809;
                ap_phi_reg_pp0_iter3_var_V_12_2_i_reg_821 <= ap_phi_reg_pp0_iter2_var_V_12_2_i_reg_821;
                ap_phi_reg_pp0_iter3_var_V_13_2_i_reg_833 <= ap_phi_reg_pp0_iter2_var_V_13_2_i_reg_833;
                ap_phi_reg_pp0_iter3_var_V_14_2_i_reg_845 <= ap_phi_reg_pp0_iter2_var_V_14_2_i_reg_845;
                ap_phi_reg_pp0_iter3_var_V_15_2_i_reg_857 <= ap_phi_reg_pp0_iter2_var_V_15_2_i_reg_857;
                ap_phi_reg_pp0_iter3_var_V_1_2_i_reg_689 <= ap_phi_reg_pp0_iter2_var_V_1_2_i_reg_689;
                ap_phi_reg_pp0_iter3_var_V_2_2_i_reg_701 <= ap_phi_reg_pp0_iter2_var_V_2_2_i_reg_701;
                ap_phi_reg_pp0_iter3_var_V_3_2_i_reg_713 <= ap_phi_reg_pp0_iter2_var_V_3_2_i_reg_713;
                ap_phi_reg_pp0_iter3_var_V_4_2_i_reg_725 <= ap_phi_reg_pp0_iter2_var_V_4_2_i_reg_725;
                ap_phi_reg_pp0_iter3_var_V_5_2_i_reg_737 <= ap_phi_reg_pp0_iter2_var_V_5_2_i_reg_737;
                ap_phi_reg_pp0_iter3_var_V_6_2_i_reg_749 <= ap_phi_reg_pp0_iter2_var_V_6_2_i_reg_749;
                ap_phi_reg_pp0_iter3_var_V_7_2_i_reg_761 <= ap_phi_reg_pp0_iter2_var_V_7_2_i_reg_761;
                ap_phi_reg_pp0_iter3_var_V_8_2_i_reg_773 <= ap_phi_reg_pp0_iter2_var_V_8_2_i_reg_773;
                ap_phi_reg_pp0_iter3_var_V_9_2_i_reg_785 <= ap_phi_reg_pp0_iter2_var_V_9_2_i_reg_785;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    bound_reg_1540(37 downto 4) <= bound_fu_913_p2(37 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_1545 <= exitcond_flatten_fu_919_p2;
                exitcond_flatten_reg_1545_pp0_iter1_reg <= exitcond_flatten_reg_1545;
                tmp_18_i_reg_1554_pp0_iter1_reg <= tmp_18_i_reg_1554;
                tmp_19_i_reg_1558_pp0_iter1_reg <= tmp_19_i_reg_1558;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_1545_pp0_iter2_reg <= exitcond_flatten_reg_1545_pp0_iter1_reg;
                exitcond_flatten_reg_1545_pp0_iter3_reg <= exitcond_flatten_reg_1545_pp0_iter2_reg;
                tmp_18_i_reg_1554_pp0_iter2_reg <= tmp_18_i_reg_1554_pp0_iter1_reg;
                tmp_19_i_reg_1558_pp0_iter2_reg <= tmp_19_i_reg_1558_pp0_iter1_reg;
                tmp_19_i_reg_1558_pp0_iter3_reg <= tmp_19_i_reg_1558_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0))) then
                p_0111_1_i_reg_665 <= ap_phi_mux_p_0111_4_i_phi_fu_885_p4;
                var_V_0_1_i_reg_489 <= var_0_V_reg_1727;
                var_V_10_1_i_reg_599 <= var_10_V_reg_1785;
                var_V_11_1_i_reg_610 <= var_11_V_reg_1791;
                var_V_12_1_i_reg_621 <= var_12_V_reg_1797;
                var_V_13_1_i_reg_632 <= var_13_V_reg_1803;
                var_V_14_1_i_reg_643 <= var_14_V_reg_1809;
                var_V_15_1_i_reg_654 <= var_15_V_reg_1815;
                var_V_1_1_i_reg_500 <= var_1_V_reg_1733;
                var_V_2_1_i_reg_511 <= var_2_V_reg_1739;
                var_V_3_1_i_reg_522 <= var_3_V_reg_1745;
                var_V_4_1_i_reg_533 <= var_4_V_reg_1751;
                var_V_5_1_i_reg_544 <= var_5_V_reg_1757;
                var_V_6_1_i_reg_555 <= var_6_V_reg_1762;
                var_V_7_1_i_reg_566 <= var_7_V_reg_1767;
                var_V_8_1_i_reg_577 <= var_8_V_reg_1773;
                var_V_9_1_i_reg_588 <= var_9_V_reg_1779;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1545_pp0_iter1_reg = ap_const_lv1_0))) then
                p_3_14_i_reg_1722 <= p_3_14_i_fu_1234_p2;
                p_3_5_i_reg_1712 <= p_3_5_i_fu_1222_p2;
                p_3_6_i_reg_1717 <= p_3_6_i_fu_1228_p2;
                tmp_100_i_reg_1677 <= read_V_8_i_fu_1098_p2(31 downto 6);
                tmp_102_i_reg_1682 <= read_V_9_i_fu_1113_p2(31 downto 6);
                tmp_104_i_reg_1687 <= read_V_i_34_fu_1128_p2(31 downto 6);
                tmp_106_i_reg_1692 <= read_V_10_i_fu_1143_p2(31 downto 6);
                tmp_108_i_reg_1697 <= read_V_11_i_fu_1158_p2(31 downto 6);
                tmp_110_i_reg_1702 <= read_V_12_i_fu_1173_p2(31 downto 6);
                tmp_112_i_reg_1707 <= read_V_13_i_fu_1188_p2(31 downto 6);
                tmp_84_i_reg_1647 <= read_V_i_fu_970_p2(31 downto 6);
                tmp_86_i_reg_1652 <= read_V_1_i_fu_985_p2(31 downto 6);
                tmp_88_i_reg_1657 <= read_V_2_i_fu_1000_p2(31 downto 6);
                tmp_90_i_reg_1662 <= read_V_3_i_fu_1015_p2(31 downto 6);
                tmp_92_i_reg_1667 <= read_V_4_i_fu_1030_p2(31 downto 6);
                tmp_98_i_reg_1672 <= read_V_7_i_fu_1083_p2(31 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_19_i_reg_1558_pp0_iter2_reg = ap_const_lv1_1) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp27_reg_1820 <= tmp27_fu_1456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_919_p2 = ap_const_lv1_0))) then
                tmp_18_i_reg_1554 <= tmp_18_i_fu_944_p2;
                tmp_19_i_reg_1558 <= tmp_19_i_fu_950_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then
                tmp_V_100_reg_1602 <= in_compute_V_V_7_dout;
                tmp_V_101_reg_1607 <= in_compute_V_V_8_dout;
                tmp_V_102_reg_1612 <= in_compute_V_V_9_dout;
                tmp_V_103_reg_1617 <= in_compute_V_V_10_dout;
                tmp_V_104_reg_1622 <= in_compute_V_V_11_dout;
                tmp_V_105_reg_1627 <= in_compute_V_V_12_dout;
                tmp_V_106_reg_1632 <= in_compute_V_V_13_dout;
                tmp_V_107_reg_1637 <= in_compute_V_V_14_dout;
                tmp_V_108_reg_1642 <= in_compute_V_V_15_dout;
                tmp_V_93_reg_1567 <= in_compute_V_V_0_dout;
                tmp_V_94_reg_1572 <= in_compute_V_V_1_dout;
                tmp_V_95_reg_1577 <= in_compute_V_V_2_dout;
                tmp_V_96_reg_1582 <= in_compute_V_V_3_dout;
                tmp_V_97_reg_1587 <= in_compute_V_V_4_dout;
                tmp_V_98_reg_1592 <= in_compute_V_V_5_dout;
                tmp_V_99_reg_1597 <= in_compute_V_V_6_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then
                tmp_V_fu_340 <= mean_pipe1_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0))) then
                var_0_V_reg_1727 <= var_0_V_fu_1285_p2;
                var_10_V_reg_1785 <= var_10_V_fu_1391_p2;
                var_11_V_reg_1791 <= var_11_V_fu_1403_p2;
                var_12_V_reg_1797 <= var_12_V_fu_1415_p2;
                var_13_V_reg_1803 <= var_13_V_fu_1427_p2;
                var_14_V_reg_1809 <= var_14_V_fu_1439_p2;
                var_15_V_reg_1815 <= var_15_V_fu_1445_p2;
                var_1_V_reg_1733 <= var_1_V_fu_1297_p2;
                var_2_V_reg_1739 <= var_2_V_fu_1309_p2;
                var_3_V_reg_1745 <= var_3_V_fu_1321_p2;
                var_4_V_reg_1751 <= var_4_V_fu_1333_p2;
                var_5_V_reg_1757 <= var_5_V_fu_1339_p2;
                var_6_V_reg_1762 <= var_6_V_fu_1344_p2;
                var_7_V_reg_1767 <= var_7_V_fu_1355_p2;
                var_8_V_reg_1773 <= var_8_V_fu_1367_p2;
                var_9_V_reg_1779 <= var_9_V_fu_1379_p2;
            end if;
        end if;
    end process;
    bound_reg_1540(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, n_pipe1_V_V_empty_n, n_pipe2_V_V_full_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(mean_pipe1_V_V_empty_n, in_compute_V_V_0_empty_n, in_compute_V_V_1_empty_n, in_compute_V_V_2_empty_n, in_compute_V_V_3_empty_n, in_compute_V_V_4_empty_n, in_compute_V_V_5_empty_n, in_compute_V_V_6_empty_n, in_compute_V_V_7_empty_n, in_compute_V_V_8_empty_n, in_compute_V_V_9_empty_n, in_compute_V_V_10_empty_n, in_compute_V_V_11_empty_n, in_compute_V_V_12_empty_n, in_compute_V_V_13_empty_n, in_compute_V_V_14_empty_n, in_compute_V_V_15_empty_n, in_sqrt_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_enable_reg_pp0_iter4, ap_predicate_op45_read_state3, ap_predicate_op201_write_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((in_sqrt_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op201_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((mean_pipe1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op45_read_state3 = ap_const_boolean_1)) or ((in_compute_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(mean_pipe1_V_V_empty_n, in_compute_V_V_0_empty_n, in_compute_V_V_1_empty_n, in_compute_V_V_2_empty_n, in_compute_V_V_3_empty_n, in_compute_V_V_4_empty_n, in_compute_V_V_5_empty_n, in_compute_V_V_6_empty_n, in_compute_V_V_7_empty_n, in_compute_V_V_8_empty_n, in_compute_V_V_9_empty_n, in_compute_V_V_10_empty_n, in_compute_V_V_11_empty_n, in_compute_V_V_12_empty_n, in_compute_V_V_13_empty_n, in_compute_V_V_14_empty_n, in_compute_V_V_15_empty_n, in_sqrt_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_enable_reg_pp0_iter4, ap_predicate_op45_read_state3, ap_predicate_op201_write_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((in_sqrt_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op201_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((mean_pipe1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op45_read_state3 = ap_const_boolean_1)) or ((in_compute_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(mean_pipe1_V_V_empty_n, in_compute_V_V_0_empty_n, in_compute_V_V_1_empty_n, in_compute_V_V_2_empty_n, in_compute_V_V_3_empty_n, in_compute_V_V_4_empty_n, in_compute_V_V_5_empty_n, in_compute_V_V_6_empty_n, in_compute_V_V_7_empty_n, in_compute_V_V_8_empty_n, in_compute_V_V_9_empty_n, in_compute_V_V_10_empty_n, in_compute_V_V_11_empty_n, in_compute_V_V_12_empty_n, in_compute_V_V_13_empty_n, in_compute_V_V_14_empty_n, in_compute_V_V_15_empty_n, in_sqrt_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_enable_reg_pp0_iter4, ap_predicate_op45_read_state3, ap_predicate_op201_write_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((in_sqrt_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op201_write_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((mean_pipe1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op45_read_state3 = ap_const_boolean_1)) or ((in_compute_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, n_pipe1_V_V_empty_n, n_pipe2_V_V_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(mean_pipe1_V_V_empty_n, in_compute_V_V_0_empty_n, in_compute_V_V_1_empty_n, in_compute_V_V_2_empty_n, in_compute_V_V_3_empty_n, in_compute_V_V_4_empty_n, in_compute_V_V_5_empty_n, in_compute_V_V_6_empty_n, in_compute_V_V_7_empty_n, in_compute_V_V_8_empty_n, in_compute_V_V_9_empty_n, in_compute_V_V_10_empty_n, in_compute_V_V_11_empty_n, in_compute_V_V_12_empty_n, in_compute_V_V_13_empty_n, in_compute_V_V_14_empty_n, in_compute_V_V_15_empty_n, exitcond_flatten_reg_1545, ap_predicate_op45_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((mean_pipe1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op45_read_state3 = ap_const_boolean_1)) or ((in_compute_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)) or ((in_compute_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0)));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter4_assign_proc : process(in_sqrt_V_V_full_n, ap_predicate_op201_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter4 <= ((in_sqrt_V_V_full_n = ap_const_logic_0) and (ap_predicate_op201_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_480_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg)
    begin
                ap_condition_480 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_502_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_502 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter3_state5_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter3_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter3_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0111_1_i_phi_fu_669_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, p_0111_1_i_reg_665, ap_phi_mux_p_0111_4_i_phi_fu_885_p4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_p_0111_1_i_phi_fu_669_p4 <= ap_phi_mux_p_0111_4_i_phi_fu_885_p4;
        else 
            ap_phi_mux_p_0111_1_i_phi_fu_669_p4 <= p_0111_1_i_reg_665;
        end if; 
    end process;


    ap_phi_mux_p_0111_4_i_phi_fu_885_p4_assign_proc : process(tmp_19_i_reg_1558_pp0_iter3_reg, ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869, tmp_V_109_fu_1526_p2, ap_phi_reg_pp0_iter4_p_0111_4_i_reg_881, ap_condition_480)
    begin
        if ((ap_const_boolean_1 = ap_condition_480)) then
            if ((tmp_19_i_reg_1558_pp0_iter3_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0111_4_i_phi_fu_885_p4 <= ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869;
            elsif ((tmp_19_i_reg_1558_pp0_iter3_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0111_4_i_phi_fu_885_p4 <= tmp_V_109_fu_1526_p2;
            else 
                ap_phi_mux_p_0111_4_i_phi_fu_885_p4 <= ap_phi_reg_pp0_iter4_p_0111_4_i_reg_881;
            end if;
        else 
            ap_phi_mux_p_0111_4_i_phi_fu_885_p4 <= ap_phi_reg_pp0_iter4_p_0111_4_i_reg_881;
        end if; 
    end process;


    ap_phi_mux_var_V_0_1_i_phi_fu_493_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_0_1_i_reg_489, var_0_V_reg_1727)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_0_1_i_phi_fu_493_p4 <= var_0_V_reg_1727;
        else 
            ap_phi_mux_var_V_0_1_i_phi_fu_493_p4 <= var_V_0_1_i_reg_489;
        end if; 
    end process;


    ap_phi_mux_var_V_0_2_i_phi_fu_681_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_0_1_i_phi_fu_493_p4, ap_phi_reg_pp0_iter3_var_V_0_2_i_reg_677)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_0_2_i_phi_fu_681_p4 <= ap_phi_mux_var_V_0_1_i_phi_fu_493_p4;
        else 
            ap_phi_mux_var_V_0_2_i_phi_fu_681_p4 <= ap_phi_reg_pp0_iter3_var_V_0_2_i_reg_677;
        end if; 
    end process;


    ap_phi_mux_var_V_10_1_i_phi_fu_603_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_10_1_i_reg_599, var_10_V_reg_1785)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_10_1_i_phi_fu_603_p4 <= var_10_V_reg_1785;
        else 
            ap_phi_mux_var_V_10_1_i_phi_fu_603_p4 <= var_V_10_1_i_reg_599;
        end if; 
    end process;


    ap_phi_mux_var_V_10_2_i_phi_fu_801_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_10_1_i_phi_fu_603_p4, ap_phi_reg_pp0_iter3_var_V_10_2_i_reg_797)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_10_2_i_phi_fu_801_p4 <= ap_phi_mux_var_V_10_1_i_phi_fu_603_p4;
        else 
            ap_phi_mux_var_V_10_2_i_phi_fu_801_p4 <= ap_phi_reg_pp0_iter3_var_V_10_2_i_reg_797;
        end if; 
    end process;


    ap_phi_mux_var_V_11_1_i_phi_fu_614_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_11_1_i_reg_610, var_11_V_reg_1791)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_11_1_i_phi_fu_614_p4 <= var_11_V_reg_1791;
        else 
            ap_phi_mux_var_V_11_1_i_phi_fu_614_p4 <= var_V_11_1_i_reg_610;
        end if; 
    end process;


    ap_phi_mux_var_V_11_2_i_phi_fu_813_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_11_1_i_phi_fu_614_p4, ap_phi_reg_pp0_iter3_var_V_11_2_i_reg_809)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_11_2_i_phi_fu_813_p4 <= ap_phi_mux_var_V_11_1_i_phi_fu_614_p4;
        else 
            ap_phi_mux_var_V_11_2_i_phi_fu_813_p4 <= ap_phi_reg_pp0_iter3_var_V_11_2_i_reg_809;
        end if; 
    end process;


    ap_phi_mux_var_V_12_1_i_phi_fu_625_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_12_1_i_reg_621, var_12_V_reg_1797)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_12_1_i_phi_fu_625_p4 <= var_12_V_reg_1797;
        else 
            ap_phi_mux_var_V_12_1_i_phi_fu_625_p4 <= var_V_12_1_i_reg_621;
        end if; 
    end process;


    ap_phi_mux_var_V_12_2_i_phi_fu_825_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_12_1_i_phi_fu_625_p4, ap_phi_reg_pp0_iter3_var_V_12_2_i_reg_821)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_12_2_i_phi_fu_825_p4 <= ap_phi_mux_var_V_12_1_i_phi_fu_625_p4;
        else 
            ap_phi_mux_var_V_12_2_i_phi_fu_825_p4 <= ap_phi_reg_pp0_iter3_var_V_12_2_i_reg_821;
        end if; 
    end process;


    ap_phi_mux_var_V_13_1_i_phi_fu_636_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_13_1_i_reg_632, var_13_V_reg_1803)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_13_1_i_phi_fu_636_p4 <= var_13_V_reg_1803;
        else 
            ap_phi_mux_var_V_13_1_i_phi_fu_636_p4 <= var_V_13_1_i_reg_632;
        end if; 
    end process;


    ap_phi_mux_var_V_13_2_i_phi_fu_837_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_13_1_i_phi_fu_636_p4, ap_phi_reg_pp0_iter3_var_V_13_2_i_reg_833)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_13_2_i_phi_fu_837_p4 <= ap_phi_mux_var_V_13_1_i_phi_fu_636_p4;
        else 
            ap_phi_mux_var_V_13_2_i_phi_fu_837_p4 <= ap_phi_reg_pp0_iter3_var_V_13_2_i_reg_833;
        end if; 
    end process;


    ap_phi_mux_var_V_14_1_i_phi_fu_647_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_14_1_i_reg_643, var_14_V_reg_1809)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_14_1_i_phi_fu_647_p4 <= var_14_V_reg_1809;
        else 
            ap_phi_mux_var_V_14_1_i_phi_fu_647_p4 <= var_V_14_1_i_reg_643;
        end if; 
    end process;


    ap_phi_mux_var_V_14_2_i_phi_fu_849_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_14_1_i_phi_fu_647_p4, ap_phi_reg_pp0_iter3_var_V_14_2_i_reg_845)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_14_2_i_phi_fu_849_p4 <= ap_phi_mux_var_V_14_1_i_phi_fu_647_p4;
        else 
            ap_phi_mux_var_V_14_2_i_phi_fu_849_p4 <= ap_phi_reg_pp0_iter3_var_V_14_2_i_reg_845;
        end if; 
    end process;


    ap_phi_mux_var_V_15_1_i_phi_fu_658_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_15_1_i_reg_654, var_15_V_reg_1815)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_15_1_i_phi_fu_658_p4 <= var_15_V_reg_1815;
        else 
            ap_phi_mux_var_V_15_1_i_phi_fu_658_p4 <= var_V_15_1_i_reg_654;
        end if; 
    end process;


    ap_phi_mux_var_V_15_2_i_phi_fu_861_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_15_1_i_phi_fu_658_p4, ap_phi_reg_pp0_iter3_var_V_15_2_i_reg_857)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_15_2_i_phi_fu_861_p4 <= ap_phi_mux_var_V_15_1_i_phi_fu_658_p4;
        else 
            ap_phi_mux_var_V_15_2_i_phi_fu_861_p4 <= ap_phi_reg_pp0_iter3_var_V_15_2_i_reg_857;
        end if; 
    end process;


    ap_phi_mux_var_V_1_1_i_phi_fu_504_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_1_1_i_reg_500, var_1_V_reg_1733)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_1_1_i_phi_fu_504_p4 <= var_1_V_reg_1733;
        else 
            ap_phi_mux_var_V_1_1_i_phi_fu_504_p4 <= var_V_1_1_i_reg_500;
        end if; 
    end process;


    ap_phi_mux_var_V_1_2_i_phi_fu_693_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_1_1_i_phi_fu_504_p4, ap_phi_reg_pp0_iter3_var_V_1_2_i_reg_689)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_1_2_i_phi_fu_693_p4 <= ap_phi_mux_var_V_1_1_i_phi_fu_504_p4;
        else 
            ap_phi_mux_var_V_1_2_i_phi_fu_693_p4 <= ap_phi_reg_pp0_iter3_var_V_1_2_i_reg_689;
        end if; 
    end process;


    ap_phi_mux_var_V_2_1_i_phi_fu_515_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_2_1_i_reg_511, var_2_V_reg_1739)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_2_1_i_phi_fu_515_p4 <= var_2_V_reg_1739;
        else 
            ap_phi_mux_var_V_2_1_i_phi_fu_515_p4 <= var_V_2_1_i_reg_511;
        end if; 
    end process;


    ap_phi_mux_var_V_2_2_i_phi_fu_705_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_2_1_i_phi_fu_515_p4, ap_phi_reg_pp0_iter3_var_V_2_2_i_reg_701)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_2_2_i_phi_fu_705_p4 <= ap_phi_mux_var_V_2_1_i_phi_fu_515_p4;
        else 
            ap_phi_mux_var_V_2_2_i_phi_fu_705_p4 <= ap_phi_reg_pp0_iter3_var_V_2_2_i_reg_701;
        end if; 
    end process;


    ap_phi_mux_var_V_3_1_i_phi_fu_526_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_3_1_i_reg_522, var_3_V_reg_1745)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_3_1_i_phi_fu_526_p4 <= var_3_V_reg_1745;
        else 
            ap_phi_mux_var_V_3_1_i_phi_fu_526_p4 <= var_V_3_1_i_reg_522;
        end if; 
    end process;


    ap_phi_mux_var_V_3_2_i_phi_fu_717_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_3_1_i_phi_fu_526_p4, ap_phi_reg_pp0_iter3_var_V_3_2_i_reg_713)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_3_2_i_phi_fu_717_p4 <= ap_phi_mux_var_V_3_1_i_phi_fu_526_p4;
        else 
            ap_phi_mux_var_V_3_2_i_phi_fu_717_p4 <= ap_phi_reg_pp0_iter3_var_V_3_2_i_reg_713;
        end if; 
    end process;


    ap_phi_mux_var_V_4_1_i_phi_fu_537_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_4_1_i_reg_533, var_4_V_reg_1751)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_4_1_i_phi_fu_537_p4 <= var_4_V_reg_1751;
        else 
            ap_phi_mux_var_V_4_1_i_phi_fu_537_p4 <= var_V_4_1_i_reg_533;
        end if; 
    end process;


    ap_phi_mux_var_V_4_2_i_phi_fu_729_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_4_1_i_phi_fu_537_p4, ap_phi_reg_pp0_iter3_var_V_4_2_i_reg_725)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_4_2_i_phi_fu_729_p4 <= ap_phi_mux_var_V_4_1_i_phi_fu_537_p4;
        else 
            ap_phi_mux_var_V_4_2_i_phi_fu_729_p4 <= ap_phi_reg_pp0_iter3_var_V_4_2_i_reg_725;
        end if; 
    end process;


    ap_phi_mux_var_V_5_1_i_phi_fu_548_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_5_1_i_reg_544, var_5_V_reg_1757)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_5_1_i_phi_fu_548_p4 <= var_5_V_reg_1757;
        else 
            ap_phi_mux_var_V_5_1_i_phi_fu_548_p4 <= var_V_5_1_i_reg_544;
        end if; 
    end process;


    ap_phi_mux_var_V_5_2_i_phi_fu_741_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_5_1_i_phi_fu_548_p4, ap_phi_reg_pp0_iter3_var_V_5_2_i_reg_737)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_5_2_i_phi_fu_741_p4 <= ap_phi_mux_var_V_5_1_i_phi_fu_548_p4;
        else 
            ap_phi_mux_var_V_5_2_i_phi_fu_741_p4 <= ap_phi_reg_pp0_iter3_var_V_5_2_i_reg_737;
        end if; 
    end process;


    ap_phi_mux_var_V_6_1_i_phi_fu_559_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_6_1_i_reg_555, var_6_V_reg_1762)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_6_1_i_phi_fu_559_p4 <= var_6_V_reg_1762;
        else 
            ap_phi_mux_var_V_6_1_i_phi_fu_559_p4 <= var_V_6_1_i_reg_555;
        end if; 
    end process;


    ap_phi_mux_var_V_6_2_i_phi_fu_753_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_6_1_i_phi_fu_559_p4, ap_phi_reg_pp0_iter3_var_V_6_2_i_reg_749)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_6_2_i_phi_fu_753_p4 <= ap_phi_mux_var_V_6_1_i_phi_fu_559_p4;
        else 
            ap_phi_mux_var_V_6_2_i_phi_fu_753_p4 <= ap_phi_reg_pp0_iter3_var_V_6_2_i_reg_749;
        end if; 
    end process;


    ap_phi_mux_var_V_7_1_i_phi_fu_570_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_7_1_i_reg_566, var_7_V_reg_1767)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_7_1_i_phi_fu_570_p4 <= var_7_V_reg_1767;
        else 
            ap_phi_mux_var_V_7_1_i_phi_fu_570_p4 <= var_V_7_1_i_reg_566;
        end if; 
    end process;


    ap_phi_mux_var_V_7_2_i_phi_fu_765_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_7_1_i_phi_fu_570_p4, ap_phi_reg_pp0_iter3_var_V_7_2_i_reg_761)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_7_2_i_phi_fu_765_p4 <= ap_phi_mux_var_V_7_1_i_phi_fu_570_p4;
        else 
            ap_phi_mux_var_V_7_2_i_phi_fu_765_p4 <= ap_phi_reg_pp0_iter3_var_V_7_2_i_reg_761;
        end if; 
    end process;


    ap_phi_mux_var_V_8_1_i_phi_fu_581_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_8_1_i_reg_577, var_8_V_reg_1773)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_8_1_i_phi_fu_581_p4 <= var_8_V_reg_1773;
        else 
            ap_phi_mux_var_V_8_1_i_phi_fu_581_p4 <= var_V_8_1_i_reg_577;
        end if; 
    end process;


    ap_phi_mux_var_V_8_2_i_phi_fu_777_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_8_1_i_phi_fu_581_p4, ap_phi_reg_pp0_iter3_var_V_8_2_i_reg_773)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_8_2_i_phi_fu_777_p4 <= ap_phi_mux_var_V_8_1_i_phi_fu_581_p4;
        else 
            ap_phi_mux_var_V_8_2_i_phi_fu_777_p4 <= ap_phi_reg_pp0_iter3_var_V_8_2_i_reg_773;
        end if; 
    end process;


    ap_phi_mux_var_V_9_1_i_phi_fu_592_p4_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, var_V_9_1_i_reg_588, var_9_V_reg_1779)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_9_1_i_phi_fu_592_p4 <= var_9_V_reg_1779;
        else 
            ap_phi_mux_var_V_9_1_i_phi_fu_592_p4 <= var_V_9_1_i_reg_588;
        end if; 
    end process;


    ap_phi_mux_var_V_9_2_i_phi_fu_789_p4_assign_proc : process(ap_block_pp0_stage0, exitcond_flatten_reg_1545_pp0_iter2_reg, tmp_18_i_reg_1554_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_phi_mux_var_V_9_1_i_phi_fu_592_p4, ap_phi_reg_pp0_iter3_var_V_9_2_i_reg_785)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_18_i_reg_1554_pp0_iter2_reg = ap_const_lv1_0) and (exitcond_flatten_reg_1545_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_var_V_9_2_i_phi_fu_789_p4 <= ap_phi_mux_var_V_9_1_i_phi_fu_592_p4;
        else 
            ap_phi_mux_var_V_9_2_i_phi_fu_789_p4 <= ap_phi_reg_pp0_iter3_var_V_9_2_i_reg_785;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0111_2_i_reg_869 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_0_2_i_reg_677 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_10_2_i_reg_797 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_11_2_i_reg_809 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_12_2_i_reg_821 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_13_2_i_reg_833 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_14_2_i_reg_845 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_15_2_i_reg_857 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_1_2_i_reg_689 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_2_2_i_reg_701 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_3_2_i_reg_713 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_4_2_i_reg_725 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_5_2_i_reg_737 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_6_2_i_reg_749 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_7_2_i_reg_761 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_8_2_i_reg_773 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_var_V_9_2_i_reg_785 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_p_0111_4_i_reg_881 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op201_write_state6_assign_proc : process(exitcond_flatten_reg_1545_pp0_iter3_reg, tmp_19_i_reg_1558_pp0_iter3_reg)
    begin
                ap_predicate_op201_write_state6 <= ((tmp_19_i_reg_1558_pp0_iter3_reg = ap_const_lv1_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op45_read_state3_assign_proc : process(exitcond_flatten_reg_1545, tmp_18_i_reg_1554)
    begin
                ap_predicate_op45_read_state3 <= ((tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    bound_fu_913_p2 <= std_logic_vector(unsigned(p_shl_fu_893_p3) - unsigned(p_shl2_fu_909_p1));
    exitcond_flatten_fu_919_p2 <= "1" when (indvar_flatten_reg_467 = bound_reg_1540) else "0";

    in_compute_V_V_0_blk_n_assign_proc : process(in_compute_V_V_0_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_0_blk_n <= in_compute_V_V_0_empty_n;
        else 
            in_compute_V_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_0_read <= ap_const_logic_1;
        else 
            in_compute_V_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_10_blk_n_assign_proc : process(in_compute_V_V_10_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_10_blk_n <= in_compute_V_V_10_empty_n;
        else 
            in_compute_V_V_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_10_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_10_read <= ap_const_logic_1;
        else 
            in_compute_V_V_10_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_11_blk_n_assign_proc : process(in_compute_V_V_11_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_11_blk_n <= in_compute_V_V_11_empty_n;
        else 
            in_compute_V_V_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_11_read <= ap_const_logic_1;
        else 
            in_compute_V_V_11_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_12_blk_n_assign_proc : process(in_compute_V_V_12_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_12_blk_n <= in_compute_V_V_12_empty_n;
        else 
            in_compute_V_V_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_12_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_12_read <= ap_const_logic_1;
        else 
            in_compute_V_V_12_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_13_blk_n_assign_proc : process(in_compute_V_V_13_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_13_blk_n <= in_compute_V_V_13_empty_n;
        else 
            in_compute_V_V_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_13_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_13_read <= ap_const_logic_1;
        else 
            in_compute_V_V_13_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_14_blk_n_assign_proc : process(in_compute_V_V_14_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_14_blk_n <= in_compute_V_V_14_empty_n;
        else 
            in_compute_V_V_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_14_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_14_read <= ap_const_logic_1;
        else 
            in_compute_V_V_14_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_15_blk_n_assign_proc : process(in_compute_V_V_15_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_15_blk_n <= in_compute_V_V_15_empty_n;
        else 
            in_compute_V_V_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_15_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_15_read <= ap_const_logic_1;
        else 
            in_compute_V_V_15_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_1_blk_n_assign_proc : process(in_compute_V_V_1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_1_blk_n <= in_compute_V_V_1_empty_n;
        else 
            in_compute_V_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_1_read <= ap_const_logic_1;
        else 
            in_compute_V_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_2_blk_n_assign_proc : process(in_compute_V_V_2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_2_blk_n <= in_compute_V_V_2_empty_n;
        else 
            in_compute_V_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_2_read <= ap_const_logic_1;
        else 
            in_compute_V_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_3_blk_n_assign_proc : process(in_compute_V_V_3_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_3_blk_n <= in_compute_V_V_3_empty_n;
        else 
            in_compute_V_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_3_read <= ap_const_logic_1;
        else 
            in_compute_V_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_4_blk_n_assign_proc : process(in_compute_V_V_4_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_4_blk_n <= in_compute_V_V_4_empty_n;
        else 
            in_compute_V_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_4_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_4_read <= ap_const_logic_1;
        else 
            in_compute_V_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_5_blk_n_assign_proc : process(in_compute_V_V_5_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_5_blk_n <= in_compute_V_V_5_empty_n;
        else 
            in_compute_V_V_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_5_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_5_read <= ap_const_logic_1;
        else 
            in_compute_V_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_6_blk_n_assign_proc : process(in_compute_V_V_6_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_6_blk_n <= in_compute_V_V_6_empty_n;
        else 
            in_compute_V_V_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_6_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_6_read <= ap_const_logic_1;
        else 
            in_compute_V_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_7_blk_n_assign_proc : process(in_compute_V_V_7_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_7_blk_n <= in_compute_V_V_7_empty_n;
        else 
            in_compute_V_V_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_7_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_7_read <= ap_const_logic_1;
        else 
            in_compute_V_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_8_blk_n_assign_proc : process(in_compute_V_V_8_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_8_blk_n <= in_compute_V_V_8_empty_n;
        else 
            in_compute_V_V_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_8_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_8_read <= ap_const_logic_1;
        else 
            in_compute_V_V_8_read <= ap_const_logic_0;
        end if; 
    end process;


    in_compute_V_V_9_blk_n_assign_proc : process(in_compute_V_V_9_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_compute_V_V_9_blk_n <= in_compute_V_V_9_empty_n;
        else 
            in_compute_V_V_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_compute_V_V_9_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_1545, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_1545 = ap_const_lv1_0))) then 
            in_compute_V_V_9_read <= ap_const_logic_1;
        else 
            in_compute_V_V_9_read <= ap_const_logic_0;
        end if; 
    end process;


    in_sqrt_V_V_blk_n_assign_proc : process(in_sqrt_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, exitcond_flatten_reg_1545_pp0_iter3_reg, tmp_19_i_reg_1558_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_19_i_reg_1558_pp0_iter3_reg = ap_const_lv1_1) and (exitcond_flatten_reg_1545_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_sqrt_V_V_blk_n <= in_sqrt_V_V_full_n;
        else 
            in_sqrt_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_sqrt_V_V_din <= std_logic_vector(unsigned(tmp21_fu_1520_p2) + unsigned(tmp14_fu_1490_p2));

    in_sqrt_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op201_write_state6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op201_write_state6 = ap_const_boolean_1))) then 
            in_sqrt_V_V_write <= ap_const_logic_1;
        else 
            in_sqrt_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_924_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_467) + unsigned(ap_const_lv38_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    l_fu_956_p2 <= std_logic_vector(unsigned(l_i_mid2_fu_936_p3) + unsigned(ap_const_lv6_1));
    l_i_mid2_fu_936_p3 <= 
        ap_const_lv6_0 when (tmp_i3_fu_930_p2(0) = '1') else 
        l_i_reg_478;

    mean_pipe1_V_V_blk_n_assign_proc : process(mean_pipe1_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_1545, tmp_18_i_reg_1554)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_18_i_reg_1554 = ap_const_lv1_1) and (exitcond_flatten_reg_1545 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mean_pipe1_V_V_blk_n <= mean_pipe1_V_V_empty_n;
        else 
            mean_pipe1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mean_pipe1_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op45_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op45_read_state3 = ap_const_boolean_1))) then 
            mean_pipe1_V_V_read <= ap_const_logic_1;
        else 
            mean_pipe1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    n_pipe1_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_pipe1_V_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe1_V_V_blk_n <= n_pipe1_V_V_empty_n;
        else 
            n_pipe1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    n_pipe1_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_pipe1_V_V_empty_n, n_pipe2_V_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe1_V_V_read <= ap_const_logic_1;
        else 
            n_pipe1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    n_pipe2_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_pipe2_V_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe2_V_V_blk_n <= n_pipe2_V_V_full_n;
        else 
            n_pipe2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    n_pipe2_V_V_din <= n_pipe1_V_V_dout;

    n_pipe2_V_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, n_pipe1_V_V_empty_n, n_pipe2_V_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (n_pipe2_V_V_full_n = ap_const_logic_0) or (n_pipe1_V_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe2_V_V_write <= ap_const_logic_1;
        else 
            n_pipe2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_3_10_i_fu_1397_p0 <= y_11_V_fu_1267_p1(26 - 1 downto 0);
    p_3_10_i_fu_1397_p1 <= y_11_V_fu_1267_p1(26 - 1 downto 0);
    p_3_10_i_fu_1397_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_10_i_fu_1397_p0) * signed(p_3_10_i_fu_1397_p1))), 32));
    p_3_11_i_fu_1409_p0 <= y_12_V_fu_1270_p1(26 - 1 downto 0);
    p_3_11_i_fu_1409_p1 <= y_12_V_fu_1270_p1(26 - 1 downto 0);
    p_3_11_i_fu_1409_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_11_i_fu_1409_p0) * signed(p_3_11_i_fu_1409_p1))), 32));
    p_3_12_i_fu_1421_p0 <= y_13_V_fu_1273_p1(26 - 1 downto 0);
    p_3_12_i_fu_1421_p1 <= y_13_V_fu_1273_p1(26 - 1 downto 0);
    p_3_12_i_fu_1421_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_12_i_fu_1421_p0) * signed(p_3_12_i_fu_1421_p1))), 32));
    p_3_13_i_fu_1433_p0 <= y_14_V_fu_1276_p1(26 - 1 downto 0);
    p_3_13_i_fu_1433_p1 <= y_14_V_fu_1276_p1(26 - 1 downto 0);
    p_3_13_i_fu_1433_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_13_i_fu_1433_p0) * signed(p_3_13_i_fu_1433_p1))), 32));
    p_3_14_i_fu_1234_p0 <= r_V_i_fu_1218_p1(26 - 1 downto 0);
    p_3_14_i_fu_1234_p1 <= r_V_i_fu_1218_p1(26 - 1 downto 0);
    p_3_14_i_fu_1234_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_14_i_fu_1234_p0) * signed(p_3_14_i_fu_1234_p1))), 32));
    p_3_1_i_fu_1291_p0 <= y_1_V_fu_1243_p1(26 - 1 downto 0);
    p_3_1_i_fu_1291_p1 <= y_1_V_fu_1243_p1(26 - 1 downto 0);
    p_3_1_i_fu_1291_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_1_i_fu_1291_p0) * signed(p_3_1_i_fu_1291_p1))), 32));
    p_3_2_i_fu_1303_p0 <= y_2_V_fu_1246_p1(26 - 1 downto 0);
    p_3_2_i_fu_1303_p1 <= y_2_V_fu_1246_p1(26 - 1 downto 0);
    p_3_2_i_fu_1303_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_2_i_fu_1303_p0) * signed(p_3_2_i_fu_1303_p1))), 32));
    p_3_3_i_fu_1315_p0 <= y_3_V_fu_1249_p1(26 - 1 downto 0);
    p_3_3_i_fu_1315_p1 <= y_3_V_fu_1249_p1(26 - 1 downto 0);
    p_3_3_i_fu_1315_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_3_i_fu_1315_p0) * signed(p_3_3_i_fu_1315_p1))), 32));
    p_3_4_i_fu_1327_p0 <= y_4_V_fu_1252_p1(26 - 1 downto 0);
    p_3_4_i_fu_1327_p1 <= y_4_V_fu_1252_p1(26 - 1 downto 0);
    p_3_4_i_fu_1327_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_4_i_fu_1327_p0) * signed(p_3_4_i_fu_1327_p1))), 32));
    p_3_5_i_fu_1222_p0 <= y_5_V_fu_1060_p1(26 - 1 downto 0);
    p_3_5_i_fu_1222_p1 <= y_5_V_fu_1060_p1(26 - 1 downto 0);
    p_3_5_i_fu_1222_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_5_i_fu_1222_p0) * signed(p_3_5_i_fu_1222_p1))), 32));
    p_3_6_i_fu_1228_p0 <= y_6_V_fu_1079_p1(26 - 1 downto 0);
    p_3_6_i_fu_1228_p1 <= y_6_V_fu_1079_p1(26 - 1 downto 0);
    p_3_6_i_fu_1228_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_6_i_fu_1228_p0) * signed(p_3_6_i_fu_1228_p1))), 32));
    p_3_7_i_fu_1349_p0 <= y_7_V_fu_1255_p1(26 - 1 downto 0);
    p_3_7_i_fu_1349_p1 <= y_7_V_fu_1255_p1(26 - 1 downto 0);
    p_3_7_i_fu_1349_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_7_i_fu_1349_p0) * signed(p_3_7_i_fu_1349_p1))), 32));
    p_3_8_i_fu_1361_p0 <= y_8_V_fu_1258_p1(26 - 1 downto 0);
    p_3_8_i_fu_1361_p1 <= y_8_V_fu_1258_p1(26 - 1 downto 0);
    p_3_8_i_fu_1361_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_8_i_fu_1361_p0) * signed(p_3_8_i_fu_1361_p1))), 32));
    p_3_9_i_fu_1373_p0 <= y_9_V_fu_1261_p1(26 - 1 downto 0);
    p_3_9_i_fu_1373_p1 <= y_9_V_fu_1261_p1(26 - 1 downto 0);
    p_3_9_i_fu_1373_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_9_i_fu_1373_p0) * signed(p_3_9_i_fu_1373_p1))), 32));
    p_3_i_35_fu_1385_p0 <= y_10_V_fu_1264_p1(26 - 1 downto 0);
    p_3_i_35_fu_1385_p1 <= y_10_V_fu_1264_p1(26 - 1 downto 0);
    p_3_i_35_fu_1385_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_i_35_fu_1385_p0) * signed(p_3_i_35_fu_1385_p1))), 32));
    p_3_i_fu_1279_p0 <= y_0_V_fu_1240_p1(26 - 1 downto 0);
    p_3_i_fu_1279_p1 <= y_0_V_fu_1240_p1(26 - 1 downto 0);
    p_3_i_fu_1279_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_3_i_fu_1279_p0) * signed(p_3_i_fu_1279_p1))), 32));
    p_shl2_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_901_p3),38));
    p_shl_fu_893_p3 <= (n_pipe1_V_V_dout & ap_const_lv6_0);
        r_V_i_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_114_i_fu_1208_p4),32));

    read_V_10_i_fu_1143_p2 <= std_logic_vector(unsigned(tmp_V_104_reg_1622) - unsigned(tmp_V_fu_340));
    read_V_11_i_fu_1158_p2 <= std_logic_vector(unsigned(tmp_V_105_reg_1627) - unsigned(tmp_V_fu_340));
    read_V_12_i_fu_1173_p2 <= std_logic_vector(unsigned(tmp_V_106_reg_1632) - unsigned(tmp_V_fu_340));
    read_V_13_i_fu_1188_p2 <= std_logic_vector(unsigned(tmp_V_107_reg_1637) - unsigned(tmp_V_fu_340));
    read_V_14_i_fu_1203_p2 <= std_logic_vector(unsigned(tmp_V_108_reg_1642) - unsigned(tmp_V_fu_340));
    read_V_1_i_fu_985_p2 <= std_logic_vector(unsigned(tmp_V_94_reg_1572) - unsigned(tmp_V_fu_340));
    read_V_2_i_fu_1000_p2 <= std_logic_vector(unsigned(tmp_V_95_reg_1577) - unsigned(tmp_V_fu_340));
    read_V_3_i_fu_1015_p2 <= std_logic_vector(unsigned(tmp_V_96_reg_1582) - unsigned(tmp_V_fu_340));
    read_V_4_i_fu_1030_p2 <= std_logic_vector(unsigned(tmp_V_97_reg_1587) - unsigned(tmp_V_fu_340));
    read_V_5_i_fu_1045_p2 <= std_logic_vector(unsigned(tmp_V_98_reg_1592) - unsigned(tmp_V_fu_340));
    read_V_6_i_fu_1064_p2 <= std_logic_vector(unsigned(tmp_V_99_reg_1597) - unsigned(tmp_V_fu_340));
    read_V_7_i_fu_1083_p2 <= std_logic_vector(unsigned(tmp_V_100_reg_1602) - unsigned(tmp_V_fu_340));
    read_V_8_i_fu_1098_p2 <= std_logic_vector(unsigned(tmp_V_101_reg_1607) - unsigned(tmp_V_fu_340));
    read_V_9_i_fu_1113_p2 <= std_logic_vector(unsigned(tmp_V_102_reg_1612) - unsigned(tmp_V_fu_340));
    read_V_i_34_fu_1128_p2 <= std_logic_vector(unsigned(tmp_V_103_reg_1617) - unsigned(tmp_V_fu_340));
    read_V_i_fu_970_p2 <= std_logic_vector(unsigned(tmp_V_93_reg_1567) - unsigned(tmp_V_fu_340));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp14_fu_1490_p2 <= std_logic_vector(unsigned(tmp18_fu_1484_p2) + unsigned(tmp15_fu_1470_p2));
    tmp15_fu_1470_p2 <= std_logic_vector(unsigned(tmp17_fu_1466_p2) + unsigned(tmp16_fu_1462_p2));
    tmp16_fu_1462_p2 <= std_logic_vector(unsigned(var_13_V_reg_1803) + unsigned(var_14_V_reg_1809));
    tmp17_fu_1466_p2 <= std_logic_vector(unsigned(var_12_V_reg_1797) + unsigned(var_11_V_reg_1791));
    tmp18_fu_1484_p2 <= std_logic_vector(unsigned(tmp20_fu_1480_p2) + unsigned(tmp19_fu_1476_p2));
    tmp19_fu_1476_p2 <= std_logic_vector(unsigned(var_8_V_reg_1773) + unsigned(var_7_V_reg_1767));
    tmp20_fu_1480_p2 <= std_logic_vector(unsigned(var_10_V_reg_1785) + unsigned(var_9_V_reg_1779));
    tmp21_fu_1520_p2 <= std_logic_vector(unsigned(tmp25_fu_1515_p2) + unsigned(tmp22_fu_1505_p2));
    tmp22_fu_1505_p2 <= std_logic_vector(unsigned(tmp24_fu_1501_p2) + unsigned(tmp23_fu_1496_p2));
    tmp23_fu_1496_p2 <= std_logic_vector(unsigned(var_0_V_reg_1727) + unsigned(ap_phi_reg_pp0_iter4_p_0111_2_i_reg_869));
    tmp24_fu_1501_p2 <= std_logic_vector(unsigned(var_2_V_reg_1739) + unsigned(var_1_V_reg_1733));
    tmp25_fu_1515_p2 <= std_logic_vector(unsigned(tmp27_reg_1820) + unsigned(tmp26_fu_1511_p2));
    tmp26_fu_1511_p2 <= std_logic_vector(unsigned(var_4_V_reg_1751) + unsigned(var_3_V_reg_1745));
    tmp27_fu_1456_p2 <= std_logic_vector(unsigned(tmp28_fu_1450_p2) + unsigned(var_6_V_fu_1344_p2));
    tmp28_fu_1450_p2 <= std_logic_vector(unsigned(var_5_V_fu_1339_p2) + unsigned(var_15_V_fu_1445_p2));
    tmp_114_i_fu_1208_p4 <= read_V_14_i_fu_1203_p2(31 downto 6);
    tmp_18_i_fu_944_p2 <= "1" when (l_i_mid2_fu_936_p3 = ap_const_lv6_0) else "0";
    tmp_19_i_fu_950_p2 <= "1" when (l_i_mid2_fu_936_p3 = ap_const_lv6_2F) else "0";
    tmp_94_i_fu_1050_p4 <= read_V_5_i_fu_1045_p2(31 downto 6);
    tmp_96_i_fu_1069_p4 <= read_V_6_i_fu_1064_p2(31 downto 6);
    tmp_V_109_fu_1526_p2 <= std_logic_vector(unsigned(tmp21_fu_1520_p2) + unsigned(tmp14_fu_1490_p2));
    tmp_fu_901_p3 <= (n_pipe1_V_V_dout & ap_const_lv4_0);
    tmp_i3_fu_930_p2 <= "1" when (l_i_reg_478 = ap_const_lv6_30) else "0";
    var_0_V_fu_1285_p2 <= std_logic_vector(unsigned(p_3_i_fu_1279_p2) + unsigned(ap_phi_mux_var_V_0_2_i_phi_fu_681_p4));
    var_10_V_fu_1391_p2 <= std_logic_vector(unsigned(p_3_i_35_fu_1385_p2) + unsigned(ap_phi_mux_var_V_10_2_i_phi_fu_801_p4));
    var_11_V_fu_1403_p2 <= std_logic_vector(unsigned(p_3_10_i_fu_1397_p2) + unsigned(ap_phi_mux_var_V_11_2_i_phi_fu_813_p4));
    var_12_V_fu_1415_p2 <= std_logic_vector(unsigned(p_3_11_i_fu_1409_p2) + unsigned(ap_phi_mux_var_V_12_2_i_phi_fu_825_p4));
    var_13_V_fu_1427_p2 <= std_logic_vector(unsigned(p_3_12_i_fu_1421_p2) + unsigned(ap_phi_mux_var_V_13_2_i_phi_fu_837_p4));
    var_14_V_fu_1439_p2 <= std_logic_vector(unsigned(p_3_13_i_fu_1433_p2) + unsigned(ap_phi_mux_var_V_14_2_i_phi_fu_849_p4));
    var_15_V_fu_1445_p2 <= std_logic_vector(unsigned(p_3_14_i_reg_1722) + unsigned(ap_phi_mux_var_V_15_2_i_phi_fu_861_p4));
    var_1_V_fu_1297_p2 <= std_logic_vector(unsigned(p_3_1_i_fu_1291_p2) + unsigned(ap_phi_mux_var_V_1_2_i_phi_fu_693_p4));
    var_2_V_fu_1309_p2 <= std_logic_vector(unsigned(p_3_2_i_fu_1303_p2) + unsigned(ap_phi_mux_var_V_2_2_i_phi_fu_705_p4));
    var_3_V_fu_1321_p2 <= std_logic_vector(unsigned(p_3_3_i_fu_1315_p2) + unsigned(ap_phi_mux_var_V_3_2_i_phi_fu_717_p4));
    var_4_V_fu_1333_p2 <= std_logic_vector(unsigned(p_3_4_i_fu_1327_p2) + unsigned(ap_phi_mux_var_V_4_2_i_phi_fu_729_p4));
    var_5_V_fu_1339_p2 <= std_logic_vector(unsigned(p_3_5_i_reg_1712) + unsigned(ap_phi_mux_var_V_5_2_i_phi_fu_741_p4));
    var_6_V_fu_1344_p2 <= std_logic_vector(unsigned(p_3_6_i_reg_1717) + unsigned(ap_phi_mux_var_V_6_2_i_phi_fu_753_p4));
    var_7_V_fu_1355_p2 <= std_logic_vector(unsigned(p_3_7_i_fu_1349_p2) + unsigned(ap_phi_mux_var_V_7_2_i_phi_fu_765_p4));
    var_8_V_fu_1367_p2 <= std_logic_vector(unsigned(p_3_8_i_fu_1361_p2) + unsigned(ap_phi_mux_var_V_8_2_i_phi_fu_777_p4));
    var_9_V_fu_1379_p2 <= std_logic_vector(unsigned(p_3_9_i_fu_1373_p2) + unsigned(ap_phi_mux_var_V_9_2_i_phi_fu_789_p4));
        y_0_V_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_84_i_reg_1647),32));

        y_10_V_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_104_i_reg_1687),32));

        y_11_V_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_106_i_reg_1692),32));

        y_12_V_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_108_i_reg_1697),32));

        y_13_V_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_i_reg_1702),32));

        y_14_V_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_112_i_reg_1707),32));

        y_1_V_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_86_i_reg_1652),32));

        y_2_V_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_88_i_reg_1657),32));

        y_3_V_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_90_i_reg_1662),32));

        y_4_V_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_92_i_reg_1667),32));

        y_5_V_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_94_i_fu_1050_p4),32));

        y_6_V_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_96_i_fu_1069_p4),32));

        y_7_V_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_98_i_reg_1672),32));

        y_8_V_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_100_i_reg_1677),32));

        y_9_V_fu_1261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_102_i_reg_1682),32));

end behav;
