{"graphs":
[{"edges":
[{"endpoints":
[{"node":
"and_gate","port":
"out"},{"node":
"ic1","port":
"pin1"}],"id":
"e_logic"}],"id":
"g_ports","label":
[{"value":
"Circuit Diagram with Ports"}],"nodes":
[{"id":
"and_gate","label":
[{"value":
"AND Gate"}],"ports":
[{"id":
"in1"},{"id":
"in2"},{"id":
"out"}]},{"id":
"ic1","label":
[{"value":
"Microcontroller"}],"ports":
[{"id":
"gpio","label":
[{"value":
"GPIO Bank"}],"ports":
[{"id":
"pin1"},{"id":
"pin2"}]}]}]}]}