/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 1176 408 1288 496)
	(text "MUX" (rect 42 0 73 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 3 77 23 91)(font "Arial" (font_size 8)))
	(port
		(pt 0 48)
		(input)
		(text "data[WIDTH-1..0]" (rect 6 35 101 49)(font "Arial" (font_size 8)))
		(text "data[]" (rect 6 35 37 49)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 44 48)(line_width 3))
	)
	(port
		(pt 56 88)
		(input)
		(text "sel[WIDTHS-1..0]" (rect 59 73 154 87)(font "Arial" (font_size 8)))
		(text "sel[]" (rect 59 73 82 87)(font "Arial" (font_size 8)))
		(line (pt 56 88)(pt 56 72)(line_width 3))
	)
	(port
		(pt 112 48)
		(output)
		(text "result" (rect 74 33 105 47)(font "Arial" (font_size 8)))
		(text "result" (rect 74 33 105 47)(font "Arial" (font_size 8)))
		(line (pt 68 48)(pt 112 48))
	)
	(parameter
		"WIDTH"
		""
		"Width of I/O, any integer > 0"
		" 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64" 
	)
	(parameter
		"WIDTHS"
		"CEIL(LOG2(WIDTH))"
		"Width of sel[] port, default is CEIL(LOG2(WIDTH))"
	)
	(drawing
		(line (pt 68 64)(pt 68 32))
		(line (pt 44 80)(pt 44 16))
		(line (pt 44 16)(pt 68 32))
		(line (pt 44 80)(pt 68 64))
	)
	(annotation_block (parameter)(rect 1288 344 1488 408))
)
