// Seed: 97735824
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_1 = 32'd39
) ();
  type_5(
      ({id_1{id_1 - id_1}}), SystemTFIdentifier, 1
  );
  assign id_1[id_1[id_1]] = id_1;
  reg id_4 = id_2[id_1];
  initial begin
    id_4 = id_4 <-> 1;
    SystemTFIdentifier;
    if (1 || 1) if (1) id_4[1] <= id_4;
  end
endmodule
