{   
    "strategy": "Strategy:",
    "total_runtime": "Duration: ",
    "synthesis_runtime": "",
    "packing_runtime": "",
    "placement_runtime": "",
    "routing_runtime": "",
    "time_analysis_runtime": "",
    "bitstream_runtime": "",
    "reg_id": "RegID:",
    "device": "Device:",
    "target device": "Target device:",
    "version": "Version    :",
    "git_hash": "Git Hash   :",
    "built": "Built      :",
    "built_type": "Built type :",
    "status": "ERROR: ,bitstream is generated,is routed,is packed,is placed,is synthesized,is timing analysed!,power didn't change",
    "error_msg": "ERROR: ",
    "post_synth_sim_status": "Simulation Passed,Simulation Failed,FAIL=0 SKIP=0,PASSED,SoC Simulation Completed,Error-",
    "failure_type": "",
    "fmax": "Fmax:",
    "registers": " dff          , dffn          , sdff          , sdffn          , dffr          , dffnr          , dffe          , dffne          , sdffre          , sdffnre          , dffre          , dffnre          , dffsre          , dffnsre          ",
    "total_luts": " $lut ",
    "brams": " RS_TDP36K , TDP36K ",
    "dsp": " RS_DSP , RS_DSP_MULT , RS_DSP_MULT_REGIN , RS_DSP_MULT_REGOUT , RS_DSP_MULT_REGIN_REGOUT , RS_DSP_MULTADD , RS_DSP_MULTADD_REGIN , RS_DSP_MULTADD_REGOUT , RS_DSP_MULTADD_REGIN_REGOUT , RS_DSP_MULTACC , RS_DSP_MULTACC_REGIN , RS_DSP_MULTACC_REGOUT , RS_DSP_MULTACC_REGIN_REGOUT ",
    "Adder_Carry": " adder_carry           ",
    "CLB": "",
    "LUT_CLB_ratio": "LUT/CLB",
    "CLB_percentage_used":"percent_clbs_used",
    "FLE_Percentage_used": " fle          ",
    "Wirelength_Percentage_used": "X - Directed channels:"
}
