#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 28 03:23:03 2021
# Process ID: 18772
# Current directory: C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.runs/synth_1
# Command line: vivado.exe -log top_layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_layer.tcl
# Log file: C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.runs/synth_1/top_layer.vds
# Journal file: C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_layer.tcl -notrace
Command: synth_design -top top_layer -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_layer' [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/top_layer.vhd:46]
INFO: [Synth 8-3491] module 'state_machine' declared at 'C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/machine.vhd:34' bound to instance 'U0' of component 'state_machine' [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/top_layer.vhd:80]
INFO: [Synth 8-638] synthesizing module 'state_machine' [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/machine.vhd:46]
INFO: [Synth 8-3491] module 'gcd1' declared at 'C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/gcd.vhd:68' bound to instance 'gcdi' of component 'gcd1' [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/machine.vhd:61]
INFO: [Synth 8-638] synthesizing module 'gcd1' [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/gcd.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'gcd1' (1#1) [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/gcd.vhd:75]
WARNING: [Synth 8-614] signal 'signal_gcd_output' is read in the process but is not in the sensitivity list [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/machine.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (2#1) [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/machine.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'top_layer' (3#1) [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/sources_1/new/top_layer.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1340.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc]
WARNING: [Vivado 12-584] No ports matched 'gcd_output[0]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[1]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[2]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[3]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[4]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[5]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gcd_output[6]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output[7]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:70]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:75]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:80]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc:83]
Finished Parsing XDC File [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.srcs/constrs_1/new/port_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1340.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                  cargar |                              001 |                              001
                   opera |                              010 |                              010
                      bb |                              011 |                              100
                      aa |                              100 |                              011
                     fin |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1340.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 510   
	   3 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 512   
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:47 . Memory (MB): peak = 1375.523 ; gain = 34.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:56 . Memory (MB): peak = 1375.523 ; gain = 34.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 1375.523 ; gain = 34.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 1471.648 ; gain = 131.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:18 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:19 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:21 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  5881|
|3     |LUT1   |   186|
|4     |LUT2   |  6151|
|5     |LUT3   | 12408|
|6     |LUT4   |  5744|
|7     |LUT5   | 17414|
|8     |LUT6   | 10856|
|9     |MUXF7  |    12|
|10    |FDCE   |     3|
|11    |IBUF   |    12|
|12    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:21 . Memory (MB): peak = 1486.762 ; gain = 146.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 1486.762 ; gain = 146.203
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 1486.762 ; gain = 146.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 1494.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_layer' is not ideal for floorplanning, since the cellview 'top_layer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1520.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a0c18213
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 15 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:38 . Memory (MB): peak = 1520.508 ; gain = 179.949
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mandefro/VHDL-StateMachine-GCD/GreatestCommonDivider.runs/synth_1/top_layer.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_synth.rpt -pb top_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 03:26:01 2021...
