--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CLA_4bit.twx CLA_4bit.ncd -o CLA_4bit.twr CLA_4bit.pcf -ucf
CLA_4bit.ucf

Design file:              CLA_4bit.ncd
Physical constraint file: CLA_4bit.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |   13.479|
A<0>           |S<0>           |   12.199|
A<0>           |S<1>           |   12.141|
A<0>           |S<2>           |   12.453|
A<0>           |S<3>           |   13.822|
A<1>           |Cout           |   13.801|
A<1>           |S<1>           |   11.999|
A<1>           |S<2>           |   12.775|
A<1>           |S<3>           |   14.144|
A<2>           |Cout           |   12.258|
A<2>           |S<2>           |   10.919|
A<2>           |S<3>           |   12.601|
A<3>           |Cout           |   11.219|
A<3>           |S<3>           |   11.544|
B<0>           |Cout           |   14.146|
B<0>           |S<0>           |   12.261|
B<0>           |S<1>           |   12.418|
B<0>           |S<2>           |   13.120|
B<0>           |S<3>           |   14.489|
B<1>           |Cout           |   13.639|
B<1>           |S<1>           |   12.510|
B<1>           |S<2>           |   12.613|
B<1>           |S<3>           |   13.982|
B<2>           |Cout           |   13.340|
B<2>           |S<2>           |   11.854|
B<2>           |S<3>           |   13.683|
B<3>           |Cout           |   11.756|
B<3>           |S<3>           |   11.738|
Cin            |Cout           |   14.885|
Cin            |S<0>           |   11.791|
Cin            |S<1>           |   13.164|
Cin            |S<2>           |   13.859|
Cin            |S<3>           |   15.228|
---------------+---------------+---------+


Analysis completed Wed Nov 12 10:16:13 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 319 MB



