;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @124, 106
	SUB @124, 106
	ADD @121, 106
	SUB 0, @12
	SUB #16, @200
	ADD 0, @12
	ADD 3, 21
	ADD #270, 0
	SUB @0, @3
	JMP @12, #200
	JMN 6, <402
	CMP #270, 0
	DJN <3, 0
	SUB -1, <-20
	DJN -1, @-30
	SUB 210, 69
	ADD 300, 93
	ADD 300, 93
	SUB 210, 69
	SUB 6, 402
	JMP <121, 106
	DJN 210, 60
	SUB 0, @12
	JMN @300, 93
	SUB 12, @10
	JMN <121, 103
	JMP 121, 106
	ADD @21, 103
	JMN <121, 103
	SUB -7, <-120
	JMN <121, 103
	ADD #270, 0
	SLT 161, @76
	JMN -290, 63
	DJN 0, -40
	DJN 0, -40
	ADD <121, 106
	SUB 0, @12
	ADD @0, @3
	SPL 0, <402
	SUB 0, @12
	DAT #217, #60
	JMP 12, #10
	CMP -207, <-120
