

================================================================
== Vivado HLS Report for 'ResizeStream'
================================================================
* Date:           Wed Apr 26 21:03:29 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.401|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32769|  32769|  32769|  32769|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  32768|  32768|         2|          -|          -|  16384|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      53|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|     166|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     166|     134|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_78_p2              |     +    |      0|  0|  22|          15|           1|
    |ap_block_state2_io        |    and   |      0|  0|   2|           1|           1|
    |out_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_72_p2              |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  53|          37|          23|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  21|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |i_reg_61             |   9|          2|   15|         30|
    |in_V_V_blk_n         |   9|          2|    1|          2|
    |out_V_V_1_data_out   |   9|          2|   64|        128|
    |out_V_V_1_state      |  15|          3|    2|          6|
    |out_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  81|         17|   85|        174|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |i_1_reg_92           |  15|   0|   15|          0|
    |i_reg_61             |  15|   0|   15|          0|
    |out_V_V_1_payload_A  |  64|   0|   64|          0|
    |out_V_V_1_payload_B  |  64|   0|   64|          0|
    |out_V_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_V_1_state      |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 166|   0|  166|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_start        |  in |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_done         | out |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_idle         | out |    1| ap_ctrl_hs | ResizeStream | return value |
|ap_ready        | out |    1| ap_ctrl_hs | ResizeStream | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_TDATA   | out |   64|    axis    |    out_V_V   |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |    out_V_V   |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

