// Seed: 1874881028
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    output wor id_5,
    output wire id_6,
    input tri id_7
);
  assign id_5 = id_7;
  assign module_1.type_8 = 0;
  wire id_9, id_10;
  bit id_11, id_12;
  wire id_13, id_14;
  always id_11 <= id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    output logic id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri1 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    id_16,
    output tri1 id_11,
    input wor id_12,
    input tri1 id_13,
    input tri0 id_14
);
  wor id_17, id_18;
  initial @(posedge id_16) #1 id_3 <= -1 - -1;
  always begin : LABEL_0
    @(posedge 1) id_17 = id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18,
      id_2,
      id_2,
      id_17,
      id_6,
      id_10
  );
  assign id_16 = id_10;
endmodule
