{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548411508954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548411508955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 25 15:48:28 2019 " "Processing started: Fri Jan 25 15:48:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548411508955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411508955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binary_Adder -c Binary_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binary_Adder -c Binary_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411508955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548411509105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548411509105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "../rpadder/Testbench.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "../rpadder/Testbench.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Ripple_bit1_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Ripple_bit1_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ripple_Adder-Struct " "Found design unit 1: Ripple_Adder-Struct" {  } { { "../rpadder/Ripple_bit1_Adder.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Ripple_bit1_Adder.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Adder " "Found entity 1: Ripple_Adder" {  } { { "../rpadder/Ripple_bit1_Adder.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Ripple_bit1_Adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file /home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "../rpadder/Gates.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/Gates.vhdl" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548411520056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520056 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" DUT.vhdl(9) " "VHDL syntax error at DUT.vhdl(9) near text \":\";  expecting \";\", or \")\"" {  } { { "../rpadder/DUT.vhdl" "" { Text "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/DUT.vhdl" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gaurav/Desktop/Sem 4/EE214/2/rpadder/DUT.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /home/gaurav/Desktop/Sem 4/EE214/2/rpadder/DUT.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548411520101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 25 15:48:40 2019 " "Processing ended: Fri Jan 25 15:48:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548411520101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548411520101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548411520101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548411520101 ""}
