// Seed: 3300794307
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  initial begin
    id_3 <= 1;
  end
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
