Loading plugins phase: Elapsed time ==> 0s.379ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -d CY8C5868AXI-LP035 -s C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_Sw_DB's accuracy range '10  Hz -55% +100%, (4.5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cydwr (Clock_Sw_DB)
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_Sw_DB)

ADD: fit.M0032: warning: Clock Warning: (Clock_Lim_DB's accuracy range '10  Hz -55% +100%, (4.5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cydwr (Clock_Lim_DB)
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_Lim_DB)

ADD: fit.M0032: warning: Clock Warning: (PWM_Clock's accuracy range '100  Hz -55% +100%, (45  Hz - 200  Hz)' is not within the specified tolerance range '100  Hz +/- 5%, (95  Hz - 105  Hz)'.).
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cydwr (PWM_Clock)
 * C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\TopDesign\TopDesign.cysch (Instance:PWM_Clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.369ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.197ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Grbl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -dcpsoc3 PSoC_Grbl.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Grbl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -dcpsoc3 PSoC_Grbl.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Grbl.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -dcpsoc3 -verilog PSoC_Grbl.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jul 02 11:15:11 2018


======================================================================
Compiling:  PSoC_Grbl.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Grbl.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jul 02 11:15:11 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Grbl.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Grbl.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -dcpsoc3 -verilog PSoC_Grbl.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jul 02 11:15:12 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\codegentemp\PSoC_Grbl.ctl'.
Linking 'C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\codegentemp\PSoC_Grbl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Grbl.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -dcpsoc3 -verilog PSoC_Grbl.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jul 02 11:15:13 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\codegentemp\PSoC_Grbl.ctl'.
Linking 'C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\codegentemp\PSoC_Grbl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Status_Control:status_7\
	\Status_Limit:status_7\
	\Status_Probe:status_7\
	Net_468
	Net_469
	Net_470
	Net_471
	Net_472
	Net_473
	Net_474
	Net_222
	Net_219
	\PWM_Spindle:Net_114\
	Net_217
	\QuadDec:Net_1129\
	\QuadDec:Cnt16:Net_82\
	\QuadDec:Cnt16:Net_95\
	\QuadDec:Cnt16:Net_91\
	\QuadDec:Cnt16:Net_102\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_326
	Net_461
	Net_462
	Net_463
	Net_464
	Net_465
	Net_453
	Net_454
	Net_455
	Net_456
	Net_457
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\LED_PWM:PWMUDB:km_run\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_0\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_0\
	\LED_PWM:PWMUDB:capt_rising\
	\LED_PWM:PWMUDB:capt_falling\
	\LED_PWM:PWMUDB:trig_rise\
	\LED_PWM:PWMUDB:trig_fall\
	\LED_PWM:PWMUDB:sc_kill\
	\LED_PWM:PWMUDB:min_kill\
	\LED_PWM:PWMUDB:km_tc\
	\LED_PWM:PWMUDB:db_tc\
	\LED_PWM:PWMUDB:dith_sel\
	\LED_PWM:PWMUDB:compare2\
	\LED_PWM:Net_101\
	Net_576
	Net_577
	\LED_PWM:PWMUDB:MODULE_1:b_31\
	\LED_PWM:PWMUDB:MODULE_1:b_30\
	\LED_PWM:PWMUDB:MODULE_1:b_29\
	\LED_PWM:PWMUDB:MODULE_1:b_28\
	\LED_PWM:PWMUDB:MODULE_1:b_27\
	\LED_PWM:PWMUDB:MODULE_1:b_26\
	\LED_PWM:PWMUDB:MODULE_1:b_25\
	\LED_PWM:PWMUDB:MODULE_1:b_24\
	\LED_PWM:PWMUDB:MODULE_1:b_23\
	\LED_PWM:PWMUDB:MODULE_1:b_22\
	\LED_PWM:PWMUDB:MODULE_1:b_21\
	\LED_PWM:PWMUDB:MODULE_1:b_20\
	\LED_PWM:PWMUDB:MODULE_1:b_19\
	\LED_PWM:PWMUDB:MODULE_1:b_18\
	\LED_PWM:PWMUDB:MODULE_1:b_17\
	\LED_PWM:PWMUDB:MODULE_1:b_16\
	\LED_PWM:PWMUDB:MODULE_1:b_15\
	\LED_PWM:PWMUDB:MODULE_1:b_14\
	\LED_PWM:PWMUDB:MODULE_1:b_13\
	\LED_PWM:PWMUDB:MODULE_1:b_12\
	\LED_PWM:PWMUDB:MODULE_1:b_11\
	\LED_PWM:PWMUDB:MODULE_1:b_10\
	\LED_PWM:PWMUDB:MODULE_1:b_9\
	\LED_PWM:PWMUDB:MODULE_1:b_8\
	\LED_PWM:PWMUDB:MODULE_1:b_7\
	\LED_PWM:PWMUDB:MODULE_1:b_6\
	\LED_PWM:PWMUDB:MODULE_1:b_5\
	\LED_PWM:PWMUDB:MODULE_1:b_4\
	\LED_PWM:PWMUDB:MODULE_1:b_3\
	\LED_PWM:PWMUDB:MODULE_1:b_2\
	\LED_PWM:PWMUDB:MODULE_1:b_1\
	\LED_PWM:PWMUDB:MODULE_1:b_0\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_578
	Net_575
	\LED_PWM:Net_113\
	\LED_PWM:Net_107\
	\LED_PWM:Net_114\

    Synthesized names
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 183 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Step_Y_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Probe_Pin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Control_Pin_net_3 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Control_Pin_net_2 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Control_Pin_net_1 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Control_Pin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Status_Control:status_4\ to zero
Aliasing \Status_Control:status_5\ to zero
Aliasing \Status_Control:status_6\ to zero
Aliasing Net_560 to zero
Aliasing Net_614 to zero
Aliasing \Status_Limit:status_3\ to zero
Aliasing \Status_Limit:status_4\ to zero
Aliasing \Status_Limit:status_5\ to zero
Aliasing \Status_Limit:status_6\ to zero
Aliasing \Status_Probe:status_1\ to zero
Aliasing \Status_Probe:status_2\ to zero
Aliasing \Status_Probe:status_3\ to zero
Aliasing \Status_Probe:status_4\ to zero
Aliasing \Status_Probe:status_5\ to zero
Aliasing \Status_Probe:status_6\ to zero
Aliasing Net_655 to zero
Aliasing tmpOE__Pin_Dir_Z_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Dir_Y_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Dir_X_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Step_Z_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Step_X_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Control_Step_Enable:clk\ to zero
Aliasing \Control_Step_Enable:rst\ to zero
Aliasing tmpOE__Flood_Coolant_Pin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Spindle:Net_113\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_133 to zero
Aliasing Net_475 to zero
Aliasing tmpOE__Pin_Spindle_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Spindle_Direction_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Spindle_Enable_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_12 to zero
Aliasing \Stepper_Timer:Net_260\ to zero
Aliasing \Stepper_Timer:Net_102\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Mist_Coolant_Pin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:underflow\ to \QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec:Cnt16:CounterUDB:tc_i\ to \QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec:bQuadDec:status_4\ to zero
Aliasing \QuadDec:bQuadDec:status_5\ to zero
Aliasing \QuadDec:bQuadDec:status_6\ to zero
Aliasing \QuadDec:Net_1229\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Quad_A_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Quad_B_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Encoder_Sw_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_X_Lim_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Y_Lim_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_Z_Lim_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Stepper_Enable_Pin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Control_Reg_Dir:clk\ to zero
Aliasing \Control_Reg_Dir:rst\ to zero
Aliasing \Control_Reg_Step:rst\ to zero
Aliasing \USBUART:tmpOE__Dm_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_PWM:PWMUDB:hwCapture\ to zero
Aliasing \LED_PWM:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_574 to zero
Aliasing \LED_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_PWM:PWMUDB:dith_count_1\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LED_PWM:PWMUDB:dith_count_0\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LED_PWM:PWMUDB:status_6\ to zero
Aliasing \LED_PWM:PWMUDB:status_4\ to zero
Aliasing \LED_PWM:PWMUDB:cmp2\ to zero
Aliasing \LED_PWM:PWMUDB:cmp1_status_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:cmp2_status_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:cs_addr_0\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \LED_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__LED_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__LED_RXTX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\\D\ to Net_406
Aliasing Net_405D to zero
Aliasing Net_404D to zero
Aliasing \QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing Net_328D to zero
Aliasing Net_327D to zero
Aliasing \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\\D\ to Net_378
Aliasing Net_381D to zero
Aliasing Net_380D to zero
Aliasing \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\\D\ to Net_408
Aliasing Net_387D to zero
Aliasing Net_386D to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LED_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LED_PWM:PWMUDB:prevCompare1\\D\ to \LED_PWM:PWMUDB:pwm_temp\
Aliasing \LED_PWM:PWMUDB:tc_i_reg\\D\ to \LED_PWM:PWMUDB:status_2\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire tmpOE__Pin_Step_Y_net_0[27] = one[24]
Removing Rhs of wire Net_496[28] = \Control_Reg_Step:control_out_1\[522]
Removing Rhs of wire Net_496[28] = \Control_Reg_Step:control_1\[541]
Removing Rhs of wire Net_408[34] = \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_0\[467]
Removing Rhs of wire Net_378[36] = \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_0\[459]
Removing Lhs of wire tmpOE__Probe_Pin_net_0[38] = one[24]
Removing Lhs of wire tmpOE__Control_Pin_net_3[44] = one[24]
Removing Lhs of wire tmpOE__Control_Pin_net_2[45] = one[24]
Removing Lhs of wire tmpOE__Control_Pin_net_1[46] = one[24]
Removing Lhs of wire tmpOE__Control_Pin_net_0[47] = one[24]
Removing Lhs of wire \Status_Control:status_0\[60] = Net_572[61]
Removing Lhs of wire \Status_Control:status_1\[62] = Net_587[63]
Removing Lhs of wire \Status_Control:status_2\[64] = Net_584[65]
Removing Lhs of wire \Status_Control:status_3\[66] = Net_423[67]
Removing Lhs of wire \Status_Control:status_4\[68] = zero[8]
Removing Lhs of wire \Status_Control:status_5\[69] = zero[8]
Removing Lhs of wire \Status_Control:status_6\[70] = zero[8]
Removing Lhs of wire Net_560[73] = zero[8]
Removing Rhs of wire Net_406[75] = \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_0\[91]
Removing Lhs of wire Net_614[76] = zero[8]
Removing Lhs of wire \Status_Limit:status_0\[77] = Net_610[74]
Removing Lhs of wire \Status_Limit:status_1\[78] = Net_611[35]
Removing Lhs of wire \Status_Limit:status_2\[79] = Net_612[33]
Removing Lhs of wire \Status_Limit:status_3\[80] = zero[8]
Removing Lhs of wire \Status_Limit:status_4\[81] = zero[8]
Removing Lhs of wire \Status_Limit:status_5\[82] = zero[8]
Removing Lhs of wire \Status_Limit:status_6\[83] = zero[8]
Removing Lhs of wire \Status_Probe:status_0\[97] = Net_639[98]
Removing Lhs of wire \Status_Probe:status_1\[99] = zero[8]
Removing Lhs of wire \Status_Probe:status_2\[100] = zero[8]
Removing Lhs of wire \Status_Probe:status_3\[101] = zero[8]
Removing Lhs of wire \Status_Probe:status_4\[102] = zero[8]
Removing Lhs of wire \Status_Probe:status_5\[103] = zero[8]
Removing Lhs of wire \Status_Probe:status_6\[104] = zero[8]
Removing Lhs of wire Net_655[107] = zero[8]
Removing Lhs of wire tmpOE__Pin_Dir_Z_net_0[111] = one[24]
Removing Rhs of wire Net_108[112] = \Control_Reg_Dir:control_out_2\[499]
Removing Rhs of wire Net_108[112] = \Control_Reg_Dir:control_2\[516]
Removing Lhs of wire tmpOE__Pin_Dir_Y_net_0[118] = one[24]
Removing Rhs of wire Net_107[119] = \Control_Reg_Dir:control_out_1\[498]
Removing Rhs of wire Net_107[119] = \Control_Reg_Dir:control_1\[517]
Removing Lhs of wire tmpOE__Pin_Dir_X_net_0[127] = one[24]
Removing Rhs of wire Net_110[128] = \Control_Reg_Dir:control_out_0\[497]
Removing Rhs of wire Net_110[128] = \Control_Reg_Dir:control_0\[518]
Removing Lhs of wire tmpOE__Pin_Step_Z_net_0[134] = one[24]
Removing Rhs of wire Net_82[135] = \Control_Reg_Step:control_out_2\[523]
Removing Rhs of wire Net_82[135] = \Control_Reg_Step:control_2\[540]
Removing Lhs of wire tmpOE__Pin_Step_X_net_0[141] = one[24]
Removing Rhs of wire Net_442[142] = \Control_Reg_Step:control_out_0\[521]
Removing Rhs of wire Net_442[142] = \Control_Reg_Step:control_0\[542]
Removing Lhs of wire \Control_Step_Enable:clk\[147] = zero[8]
Removing Lhs of wire \Control_Step_Enable:rst\[148] = zero[8]
Removing Rhs of wire Net_708[149] = \Control_Step_Enable:control_out_0\[150]
Removing Rhs of wire Net_708[149] = \Control_Step_Enable:control_0\[173]
Removing Lhs of wire tmpOE__Flood_Coolant_Pin_net_0[175] = one[24]
Removing Lhs of wire \PWM_Spindle:Net_107\[182] = zero[8]
Removing Lhs of wire \PWM_Spindle:Net_113\[183] = one[24]
Removing Lhs of wire Net_133[184] = zero[8]
Removing Rhs of wire Net_501[188] = \PWM_Spindle:Net_57\[186]
Removing Lhs of wire Net_475[191] = zero[8]
Removing Lhs of wire tmpOE__Pin_Spindle_net_0[195] = one[24]
Removing Lhs of wire tmpOE__Pin_Spindle_Direction_net_0[201] = one[24]
Removing Lhs of wire tmpOE__Pin_Spindle_Enable_net_0[207] = one[24]
Removing Lhs of wire Net_12[212] = zero[8]
Removing Lhs of wire \Stepper_Timer:Net_260\[215] = zero[8]
Removing Lhs of wire \Stepper_Timer:Net_266\[216] = one[24]
Removing Rhs of wire Net_212[220] = \Stepper_Timer:Net_57\[219]
Removing Lhs of wire \Stepper_Timer:Net_102\[222] = one[24]
Removing Lhs of wire tmpOE__Mist_Coolant_Pin_net_0[229] = one[24]
Removing Rhs of wire \QuadDec:Net_1275\[236] = \QuadDec:Cnt16:Net_49\[237]
Removing Rhs of wire \QuadDec:Net_1275\[236] = \QuadDec:Cnt16:CounterUDB:tc_reg_i\[294]
Removing Lhs of wire \QuadDec:Cnt16:Net_89\[239] = \QuadDec:Net_1251\[240]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[250] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[251] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_enable\[263] = \QuadDec:Cnt16:CounterUDB:control_7\[255]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_rising\[265] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_falling\[266] = \QuadDec:Cnt16:CounterUDB:prevCapture\[264]
Removing Rhs of wire \QuadDec:Net_1260\[270] = \QuadDec:bQuadDec:state_2\[408]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:final_enable\[272] = \QuadDec:Cnt16:CounterUDB:control_7\[255]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:counter_enable\[273] = \QuadDec:Cnt16:CounterUDB:control_7\[255]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_0\[274] = \QuadDec:Cnt16:CounterUDB:cmp_out_status\[275]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_1\[276] = \QuadDec:Cnt16:CounterUDB:per_zero\[277]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_2\[278] = \QuadDec:Cnt16:CounterUDB:overflow_status\[279]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_3\[280] = \QuadDec:Cnt16:CounterUDB:underflow_status\[281]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:status_4\[282] = \QuadDec:Cnt16:CounterUDB:hwCapture\[268]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_5\[283] = \QuadDec:Cnt16:CounterUDB:fifo_full\[284]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_6\[285] = \QuadDec:Cnt16:CounterUDB:fifo_nempty\[286]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:overflow\[288] = \QuadDec:Cnt16:CounterUDB:per_FF\[289]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow\[290] = \QuadDec:Cnt16:CounterUDB:status_1\[276]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_i\[293] = \QuadDec:Cnt16:CounterUDB:reload_tc\[271]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_i\[295] = \QuadDec:Cnt16:CounterUDB:cmp_equal\[296]
Removing Rhs of wire \QuadDec:Net_1264\[299] = \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[298]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:dp_dir\[303] = \QuadDec:Net_1251\[240]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_2\[304] = \QuadDec:Net_1251\[240]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_1\[305] = \QuadDec:Cnt16:CounterUDB:count_enable\[302]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_0\[306] = \QuadDec:Cnt16:CounterUDB:reload\[269]
Removing Lhs of wire \QuadDec:Net_1290\[383] = \QuadDec:Net_1275\[236]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[406] = \QuadDec:Net_1232\[407]
Removing Lhs of wire \QuadDec:Net_1232\[407] = one[24]
Removing Rhs of wire \QuadDec:bQuadDec:error\[409] = \QuadDec:bQuadDec:state_3\[410]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[413] = \QuadDec:Net_530\[414]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[415] = \QuadDec:Net_611\[416]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[417] = \QuadDec:Net_1260\[270]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[418] = \QuadDec:bQuadDec:error\[409]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[419] = zero[8]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[420] = zero[8]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[421] = zero[8]
Removing Lhs of wire \QuadDec:Net_1229\[426] = one[24]
Removing Lhs of wire \QuadDec:Net_1272\[427] = \QuadDec:Net_1264\[299]
Removing Lhs of wire tmpOE__Pin_Quad_A_net_0[431] = one[24]
Removing Lhs of wire tmpOE__Pin_Quad_B_net_0[436] = one[24]
Removing Lhs of wire tmpOE__Pin_Encoder_Sw_net_0[441] = one[24]
Removing Lhs of wire tmpOE__Pin_X_Lim_net_0[474] = one[24]
Removing Lhs of wire tmpOE__Pin_Y_Lim_net_0[479] = one[24]
Removing Lhs of wire tmpOE__Pin_Z_Lim_net_0[484] = one[24]
Removing Lhs of wire tmpOE__Stepper_Enable_Pin_net_0[490] = one[24]
Removing Lhs of wire \Control_Reg_Dir:clk\[495] = zero[8]
Removing Lhs of wire \Control_Reg_Dir:rst\[496] = zero[8]
Removing Lhs of wire \Control_Reg_Step:clk\[519] = Net_458[125]
Removing Lhs of wire \Control_Reg_Step:rst\[520] = zero[8]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[546] = one[24]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[553] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:ctrl_enable\[620] = \LED_PWM:PWMUDB:control_7\[612]
Removing Lhs of wire \LED_PWM:PWMUDB:hwCapture\[630] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:hwEnable\[631] = \LED_PWM:PWMUDB:control_7\[612]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_out\[635] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\R\[637] = zero[8]
Removing Lhs of wire Net_574[638] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\S\[639] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:final_enable\[640] = \LED_PWM:PWMUDB:runmode_enable\[636]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\R\[644] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\S\[645] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\R\[646] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\S\[647] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill\[650] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[654] = \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[893]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[656] = \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[894]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\R\[657] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\S\[658] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\R\[659] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\S\[660] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:status_6\[663] = zero[8]
Removing Rhs of wire \LED_PWM:PWMUDB:status_5\[664] = \LED_PWM:PWMUDB:final_kill_reg\[678]
Removing Lhs of wire \LED_PWM:PWMUDB:status_4\[665] = zero[8]
Removing Rhs of wire \LED_PWM:PWMUDB:status_3\[666] = \LED_PWM:PWMUDB:fifo_full\[685]
Removing Rhs of wire \LED_PWM:PWMUDB:status_1\[668] = \LED_PWM:PWMUDB:cmp2_status_reg\[677]
Removing Rhs of wire \LED_PWM:PWMUDB:status_0\[669] = \LED_PWM:PWMUDB:cmp1_status_reg\[676]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status\[674] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2\[675] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\R\[679] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\S\[680] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\R\[681] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\S\[682] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\R\[683] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\S\[684] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_2\[686] = \LED_PWM:PWMUDB:tc_i\[642]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_1\[687] = \LED_PWM:PWMUDB:runmode_enable\[636]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_0\[688] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:compare1\[721] = \LED_PWM:PWMUDB:cmp1_less\[692]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm1_i\[726] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm2_i\[728] = zero[8]
Removing Rhs of wire \LED_PWM:Net_96\[731] = \LED_PWM:PWMUDB:pwm_i_reg\[723]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_temp\[734] = \LED_PWM:PWMUDB:cmp1\[672]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[775] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[776] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[777] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[778] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[779] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[780] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[781] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[782] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[783] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[784] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[785] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[786] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[787] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[788] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[789] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[790] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[791] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[792] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[793] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[794] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[795] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[796] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[797] = \LED_PWM:PWMUDB:MODIN1_1\[798]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN1_1\[798] = \LED_PWM:PWMUDB:dith_count_1\[653]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[799] = \LED_PWM:PWMUDB:MODIN1_0\[800]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN1_0\[800] = \LED_PWM:PWMUDB:dith_count_0\[655]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[932] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[933] = one[24]
Removing Rhs of wire Net_586[934] = \LED_PWM:Net_96\[731]
Removing Lhs of wire tmpOE__LED_net_0[941] = one[24]
Removing Lhs of wire tmpOE__LED_RXTX_net_0[947] = one[24]
Removing Lhs of wire \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_0\\D\[952] = Net_358[92]
Removing Lhs of wire \Debouncer_X_Lim:DEBOUNCER[0]:d_sync_1\\D\[953] = Net_406[75]
Removing Lhs of wire Net_405D[954] = zero[8]
Removing Lhs of wire Net_404D[956] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCapture\\D\[958] = zero[8]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[959] = \QuadDec:Cnt16:CounterUDB:overflow\[288]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[960] = \QuadDec:Cnt16:CounterUDB:status_1\[276]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[961] = \QuadDec:Cnt16:CounterUDB:reload_tc\[271]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCompare\\D\[962] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[295]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[963] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[295]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[964] = \QuadDec:Net_1203\[301]
Removing Lhs of wire \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\\D\[972] = Net_295[442]
Removing Lhs of wire \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\\D\[973] = \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\[449]
Removing Lhs of wire Net_328D[974] = zero[8]
Removing Lhs of wire Net_327D[976] = zero[8]
Removing Lhs of wire \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_0\\D\[977] = Net_432[460]
Removing Lhs of wire \Debouncer_Y_Lim:DEBOUNCER[0]:d_sync_1\\D\[978] = Net_378[36]
Removing Lhs of wire Net_381D[979] = zero[8]
Removing Lhs of wire Net_380D[981] = zero[8]
Removing Lhs of wire \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_0\\D\[982] = Net_382[468]
Removing Lhs of wire \Debouncer_Z_Lim:DEBOUNCER[0]:d_sync_1\\D\[983] = Net_408[34]
Removing Lhs of wire Net_387D[984] = zero[8]
Removing Lhs of wire Net_386D[986] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\D\[987] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:prevCapture\\D\[988] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_last\\D\[989] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\D\[992] = one[24]
Removing Lhs of wire \LED_PWM:PWMUDB:prevCompare1\\D\[995] = \LED_PWM:PWMUDB:cmp1\[672]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp1_status_reg\\D\[996] = \LED_PWM:PWMUDB:cmp1_status\[673]
Removing Lhs of wire \LED_PWM:PWMUDB:cmp2_status_reg\\D\[997] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_i_reg\\D\[999] = \LED_PWM:PWMUDB:pwm_i\[724]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm1_i_reg\\D\[1000] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm2_i_reg\\D\[1001] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:tc_i_reg\\D\[1002] = \LED_PWM:PWMUDB:status_2\[667]

------------------------------------------------------
Aliased 0 equations, 235 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec:Cnt16:CounterUDB:status_1\
	OR \QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_j\' (cost = 1):
\QuadDec:bQuadDec:A_j\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_k\' (cost = 3):
\QuadDec:bQuadDec:A_k\ <= ((not \QuadDec:bQuadDec:quad_A_delayed_0\ and not \QuadDec:bQuadDec:quad_A_delayed_1\ and not \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_j\' (cost = 1):
\QuadDec:bQuadDec:B_j\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_k\' (cost = 3):
\QuadDec:bQuadDec:B_k\ <= ((not \QuadDec:bQuadDec:quad_B_delayed_0\ and not \QuadDec:bQuadDec:quad_B_delayed_1\ and not \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec:Net_1287\' (cost = 0):
\QuadDec:Net_1287\ <= (not \QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:cmp1\' (cost = 0):
\LED_PWM:PWMUDB:cmp1\ <= (\LED_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec:Net_1248\' (cost = 2):
\QuadDec:Net_1248\ <= ((not \QuadDec:Net_1264\ and \QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \LED_PWM:PWMUDB:dith_count_0\ and \LED_PWM:PWMUDB:dith_count_1\)
	OR (not \LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \LED_PWM:PWMUDB:final_capture\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:hwCapture\[268] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:final_capture\[690] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[903] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[913] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[923] = zero[8]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\D\[990] = \LED_PWM:PWMUDB:control_7\[612]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill_reg\\D\[998] = zero[8]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj" -dcpsoc3 PSoC_Grbl.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.781ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 02 July 2018 11:15:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\miker\Documents\My Libraries\Code_Repo\PSoC_Grbl\PSoC_Grbl.cydsn\PSoC_Grbl.cyprj -d CY8C5868AXI-LP035 PSoC_Grbl.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_405 from registered to combinatorial
    Converted constant MacroCell: Net_404 from registered to combinatorial
    Converted constant MacroCell: \QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: Net_328 from registered to combinatorial
    Converted constant MacroCell: Net_327 from registered to combinatorial
    Converted constant MacroCell: Net_381 from registered to combinatorial
    Converted constant MacroCell: Net_380 from registered to combinatorial
    Converted constant MacroCell: Net_387 from registered to combinatorial
    Converted constant MacroCell: Net_386 from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Stepper_Clock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_268
    Digital Clock 1: Automatic-assigning  clock 'Clock_Step_Pulse'. Fanout=1, Signal=Net_458
    Digital Clock 2: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_590
    Digital Clock 3: Automatic-assigning  clock 'Clock_Lim_DB'. Fanout=3, Signal=Net_377
    Digital Clock 4: Automatic-assigning  clock 'Clock_Sw_DB'. Fanout=1, Signal=Net_298
    Digital Clock 5: Automatic-assigning  clock 'Clock_LCD_Update'. Fanout=1, Signal=Net_234
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_X_Lim:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Lim_DB was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Lim_DB, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_Enc_Sw:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Sw_DB was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Sw_DB, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_Y_Lim:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Lim_DB was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Lim_DB, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_Z_Lim:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Lim_DB was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Lim_DB, EnableOut: Constant 1
    UDB Clk/Enable \LED_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec:Net_1264\, Duplicate of \QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Step_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Step_Y(0)__PA ,
            input => Net_496 ,
            pad => Pin_Step_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Probe_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Probe_Pin(0)__PA ,
            fb => Net_717 ,
            pad => Probe_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Control_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Control_Pin(0)__PA ,
            fb => Net_540 ,
            pad => Control_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Control_Pin(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Control_Pin(1)__PA ,
            fb => Net_541 ,
            pad => Control_Pin(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Control_Pin(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Control_Pin(2)__PA ,
            fb => Net_585 ,
            pad => Control_Pin(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Control_Pin(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Control_Pin(3)__PA ,
            fb => Net_422 ,
            pad => Control_Pin(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dir_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dir_Z(0)__PA ,
            input => Net_108 ,
            pad => Pin_Dir_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dir_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dir_Y(0)__PA ,
            input => Net_107 ,
            pad => Pin_Dir_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dir_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dir_X(0)__PA ,
            input => Net_110 ,
            pad => Pin_Dir_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Step_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Step_Z(0)__PA ,
            input => Net_82 ,
            pad => Pin_Step_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Step_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Step_X(0)__PA ,
            input => Net_442 ,
            pad => Pin_Step_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Flood_Coolant_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Flood_Coolant_Pin(0)__PA ,
            pad => Flood_Coolant_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Spindle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Spindle(0)__PA ,
            input => Net_501 ,
            pad => Pin_Spindle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Spindle_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Spindle_Direction(0)__PA ,
            pad => Pin_Spindle_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Spindle_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Spindle_Enable(0)__PA ,
            pad => Pin_Spindle_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mist_Coolant_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mist_Coolant_Pin(0)__PA ,
            pad => Mist_Coolant_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Quad_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Quad_A(0)__PA ,
            fb => Net_244 ,
            pad => Pin_Quad_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Quad_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Quad_B(0)__PA ,
            fb => Net_245 ,
            pad => Pin_Quad_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_Sw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_Sw(0)__PA ,
            fb => Net_295 ,
            pad => Pin_Encoder_Sw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_X_Lim(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_X_Lim(0)__PA ,
            fb => Net_358 ,
            pad => Pin_X_Lim(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Y_Lim(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Y_Lim(0)__PA ,
            fb => Net_432 ,
            pad => Pin_Y_Lim(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Z_Lim(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Z_Lim(0)__PA ,
            fb => Net_382 ,
            pad => Pin_Z_Lim(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Stepper_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Stepper_Enable_Pin(0)__PA ,
            input => Net_708 ,
            pad => Stepper_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_586 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RXTX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RXTX(0)__PA ,
            pad => LED_RXTX(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_612, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_408
        );
        Output = Net_612 (fanout=1)

    MacroCell: Name=Net_611, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_378
        );
        Output = Net_611 (fanout=1)

    MacroCell: Name=Net_572, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_540
        );
        Output = Net_572 (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_422
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=Net_584, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_585
        );
        Output = Net_584 (fanout=1)

    MacroCell: Name=Net_587, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_541
        );
        Output = Net_587 (fanout=1)

    MacroCell: Name=Net_610, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_406
        );
        Output = Net_610 (fanout=1)

    MacroCell: Name=Net_639, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_717
        );
        Output = Net_639 (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:tc_i\
        );
        Output = \LED_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_244
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_245
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=Net_406, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_358
        );
        Output = Net_406 (fanout=1)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_300, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_300 (fanout=1)

    MacroCell: Name=Net_378, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_432
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=Net_408, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = Net_408 (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\LED_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_PWM:PWMUDB:prevCompare1\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_586, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_586 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_590 ,
            cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \LED_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Status_Control:sts_intr:sts_reg\
        PORT MAP (
            status_3 => Net_423 ,
            status_2 => Net_584 ,
            status_1 => Net_587 ,
            status_0 => Net_572 ,
            interrupt => Net_424 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Status_Limit:sts_intr:sts_reg\
        PORT MAP (
            status_2 => Net_612 ,
            status_1 => Net_611 ,
            status_0 => Net_610 ,
            interrupt => Net_242 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Status_Probe:sts_intr:sts_reg\
        PORT MAP (
            status_0 => Net_639 ,
            interrupt => Net_61 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000001"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LED_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_590 ,
            status_3 => \LED_PWM:PWMUDB:status_3\ ,
            status_2 => \LED_PWM:PWMUDB:status_2\ ,
            status_0 => \LED_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Step_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Step_Enable:control_7\ ,
            control_6 => \Control_Step_Enable:control_6\ ,
            control_5 => \Control_Step_Enable:control_5\ ,
            control_4 => \Control_Step_Enable:control_4\ ,
            control_3 => \Control_Step_Enable:control_3\ ,
            control_2 => \Control_Step_Enable:control_2\ ,
            control_1 => \Control_Step_Enable:control_1\ ,
            control_0 => Net_708 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_Dir:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Dir:control_7\ ,
            control_6 => \Control_Reg_Dir:control_6\ ,
            control_5 => \Control_Reg_Dir:control_5\ ,
            control_4 => \Control_Reg_Dir:control_4\ ,
            control_3 => \Control_Reg_Dir:control_3\ ,
            control_2 => Net_108 ,
            control_1 => Net_107 ,
            control_0 => Net_110 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_Step:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_458 ,
            control_7 => \Control_Reg_Step:control_7\ ,
            control_6 => \Control_Reg_Step:control_6\ ,
            control_5 => \Control_Reg_Step:control_5\ ,
            control_4 => \Control_Reg_Step:control_4\ ,
            control_3 => \Control_Reg_Step:control_3\ ,
            control_2 => Net_82 ,
            control_1 => Net_496 ,
            control_0 => Net_442 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000111"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_590 ,
            control_7 => \LED_PWM:PWMUDB:control_7\ ,
            control_6 => \LED_PWM:PWMUDB:control_6\ ,
            control_5 => \LED_PWM:PWMUDB:control_5\ ,
            control_4 => \LED_PWM:PWMUDB:control_4\ ,
            control_3 => \LED_PWM:PWMUDB:control_3\ ,
            control_2 => \LED_PWM:PWMUDB:control_2\ ,
            control_1 => \LED_PWM:PWMUDB:control_1\ ,
            control_0 => \LED_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Control
        PORT MAP (
            interrupt => Net_424 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Limits
        PORT MAP (
            interrupt => Net_242 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Probe
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Step
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_LCD_Update
        PORT MAP (
            interrupt => Net_234_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Enc_Sw
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_511 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   15 :   17 :   32 : 46.88 %
IO                            :   42 :   30 :   72 : 58.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   47 :  145 :  192 : 24.48 %
  Unique P-terms              :   69 :  315 :  384 : 17.97 %
  Total P-terms               :   71 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.104ms
Tech Mapping phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : Control_Pin(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Control_Pin(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Control_Pin(2) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Control_Pin(3) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Flood_Coolant_Pin(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LED_RXTX(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Mist_Coolant_Pin(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_Dir_X(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_Dir_Y(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_Dir_Z(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_Encoder_Sw(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_Quad_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_Quad_B(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_Spindle(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_Spindle_Direction(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_Spindle_Enable(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_Step_X(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_Step_Y(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_Step_Z(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Pin_X_Lim(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_Y_Lim(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_Z_Lim(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Probe_Pin(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Stepper_Enable_Pin(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : \LCD:LCDPort(0)\ (fixed)
IO_2@[IOP=(4)][IoId=(2)] : \LCD:LCDPort(1)\ (fixed)
IO_3@[IOP=(4)][IoId=(3)] : \LCD:LCDPort(2)\ (fixed)
IO_4@[IOP=(4)][IoId=(4)] : \LCD:LCDPort(3)\ (fixed)
IO_5@[IOP=(4)][IoId=(5)] : \LCD:LCDPort(4)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)] : \LCD:LCDPort(5)\ (fixed)
IO_7@[IOP=(4)][IoId=(7)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.63
                   Pterms :            3.74
               Macrocells :            2.47
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       7.00 :       4.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_639, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_717
        );
        Output = Net_639 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_422
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_584, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_585
        );
        Output = Net_584 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_587, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_541
        );
        Output = Net_587 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_572, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_540
        );
        Output = Net_572 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Status_Control:sts_intr:sts_reg\
    PORT MAP (
        status_3 => Net_423 ,
        status_2 => Net_584 ,
        status_1 => Net_587 ,
        status_0 => Net_572 ,
        interrupt => Net_424 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_244
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec:Net_1260\ ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Step_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Step_Enable:control_7\ ,
        control_6 => \Control_Step_Enable:control_6\ ,
        control_5 => \Control_Step_Enable:control_5\ ,
        control_4 => \Control_Step_Enable:control_4\ ,
        control_3 => \Control_Step_Enable:control_3\ ,
        control_2 => \Control_Step_Enable:control_2\ ,
        control_1 => \Control_Step_Enable:control_1\ ,
        control_0 => Net_708 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_300, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_300 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_298) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_295
        );
        Output = \Debouncer_Enc_Sw:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:tc_i\
        );
        Output = \LED_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_586, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:runmode_enable\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_586 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_590) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_PWM:PWMUDB:prevCompare1\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = \LED_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_590 ,
        cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \LED_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LED_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_590 ,
        status_3 => \LED_PWM:PWMUDB:status_3\ ,
        status_2 => \LED_PWM:PWMUDB:status_2\ ,
        status_0 => \LED_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_590 ,
        control_7 => \LED_PWM:PWMUDB:control_7\ ,
        control_6 => \LED_PWM:PWMUDB:control_6\ ,
        control_5 => \LED_PWM:PWMUDB:control_5\ ,
        control_4 => \LED_PWM:PWMUDB:control_4\ ,
        control_3 => \LED_PWM:PWMUDB:control_3\ ,
        control_2 => \LED_PWM:PWMUDB:control_2\ ,
        control_1 => \LED_PWM:PWMUDB:control_1\ ,
        control_0 => \LED_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_612, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_408
        );
        Output = Net_612 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_378, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_432
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_611, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_378
        );
        Output = Net_611 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_406, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_358
        );
        Output = Net_406 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_610, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_406
        );
        Output = Net_610 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Status_Limit:sts_intr:sts_reg\
    PORT MAP (
        status_2 => Net_612 ,
        status_1 => Net_611 ,
        status_0 => Net_610 ,
        interrupt => Net_242 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Status_Probe:sts_intr:sts_reg\
    PORT MAP (
        status_0 => Net_639 ,
        interrupt => Net_61 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000001"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_Step:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_458 ,
        control_7 => \Control_Reg_Step:control_7\ ,
        control_6 => \Control_Reg_Step:control_6\ ,
        control_5 => \Control_Reg_Step:control_5\ ,
        control_4 => \Control_Reg_Step:control_4\ ,
        control_3 => \Control_Reg_Step:control_3\ ,
        control_2 => Net_82 ,
        control_1 => Net_496 ,
        control_0 => Net_442 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000111"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_245
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1275\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \QuadDec:bQuadDec:error\ ,
        status_2 => \QuadDec:Net_1260\ ,
        status_1 => \QuadDec:Net_611\ ,
        status_0 => \QuadDec:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_Dir:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Dir:control_7\ ,
        control_6 => \Control_Reg_Dir:control_6\ ,
        control_5 => \Control_Reg_Dir:control_5\ ,
        control_4 => \Control_Reg_Dir:control_4\ ,
        control_3 => \Control_Reg_Dir:control_3\ ,
        control_2 => Net_108 ,
        control_1 => Net_107 ,
        control_0 => Net_110 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_408, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = Net_408 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_Control
        PORT MAP (
            interrupt => Net_424 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Enc_Sw
        PORT MAP (
            interrupt => Net_300 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_LCD_Update
        PORT MAP (
            interrupt => Net_234_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_Limits
        PORT MAP (
            interrupt => Net_242 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_Probe
        PORT MAP (
            interrupt => Net_61 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_Step
        PORT MAP (
            interrupt => Net_212 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_511 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Step_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Step_X(0)__PA ,
        input => Net_442 ,
        pad => Pin_Step_X(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Step_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Step_Y(0)__PA ,
        input => Net_496 ,
        pad => Pin_Step_Y(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Dir_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dir_X(0)__PA ,
        input => Net_110 ,
        pad => Pin_Dir_X(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Dir_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dir_Y(0)__PA ,
        input => Net_107 ,
        pad => Pin_Dir_Y(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Dir_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dir_Z(0)__PA ,
        input => Net_108 ,
        pad => Pin_Dir_Z(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_Encoder_Sw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_Sw(0)__PA ,
        fb => Net_295 ,
        pad => Pin_Encoder_Sw(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Quad_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Quad_B(0)__PA ,
        fb => Net_245 ,
        pad => Pin_Quad_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Quad_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Quad_A(0)__PA ,
        fb => Net_244 ,
        pad => Pin_Quad_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Spindle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Spindle(0)__PA ,
        input => Net_501 ,
        pad => Pin_Spindle(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Spindle_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Spindle_Direction(0)__PA ,
        pad => Pin_Spindle_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Spindle_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Spindle_Enable(0)__PA ,
        pad => Pin_Spindle_Enable(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Z_Lim(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Z_Lim(0)__PA ,
        fb => Net_382 ,
        pad => Pin_Z_Lim(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Control_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Control_Pin(0)__PA ,
        fb => Net_540 ,
        pad => Control_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Control_Pin(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Control_Pin(1)__PA ,
        fb => Net_541 ,
        pad => Control_Pin(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Control_Pin(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Control_Pin(2)__PA ,
        fb => Net_585 ,
        pad => Control_Pin(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Control_Pin(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Control_Pin(3)__PA ,
        fb => Net_422 ,
        pad => Control_Pin(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Flood_Coolant_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Flood_Coolant_Pin(0)__PA ,
        pad => Flood_Coolant_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Mist_Coolant_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mist_Coolant_Pin(0)__PA ,
        pad => Mist_Coolant_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Step_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Step_Z(0)__PA ,
        input => Net_82 ,
        pad => Pin_Step_Z(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = Stepper_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Stepper_Enable_Pin(0)__PA ,
        input => Net_708 ,
        pad => Stepper_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Probe_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Probe_Pin(0)__PA ,
        fb => Net_717 ,
        pad => Probe_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Y_Lim(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Y_Lim(0)__PA ,
        fb => Net_432 ,
        pad => Pin_Y_Lim(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_X_Lim(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_X_Lim(0)__PA ,
        fb => Net_358 ,
        pad => Pin_X_Lim(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_RXTX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RXTX(0)__PA ,
        pad => LED_RXTX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_586 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_268 ,
            dclk_0 => Net_268_local ,
            dclk_glb_1 => Net_458 ,
            dclk_1 => Net_458_local ,
            dclk_glb_2 => Net_590 ,
            dclk_2 => Net_590_local ,
            dclk_glb_3 => Net_377 ,
            dclk_3 => Net_377_local ,
            dclk_glb_4 => Net_298 ,
            dclk_4 => Net_298_local ,
            dclk_glb_5 => Net_234 ,
            dclk_5 => Net_234_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Spindle:PWMHW\
        PORT MAP (
            clock => Net_268 ,
            enable => __ONE__ ,
            tc => \PWM_Spindle:Net_63\ ,
            cmp => Net_501 ,
            irq => \PWM_Spindle:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Stepper_Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Stepper_Timer:Net_51\ ,
            cmp => \Stepper_Timer:Net_261\ ,
            irq => Net_212 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_511 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |            Pin_Step_X(0) | In(Net_442)
     |   1 |     * |      NONE |         CMOS_OUT |            Pin_Step_Y(0) | In(Net_496)
     |   4 |     * |      NONE |         CMOS_OUT |             Pin_Dir_X(0) | In(Net_110)
     |   5 |     * |      NONE |         CMOS_OUT |             Pin_Dir_Y(0) | In(Net_107)
     |   6 |     * |      NONE |         CMOS_OUT |             Pin_Dir_Z(0) | In(Net_108)
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   1 |   5 |     * |      NONE |      RES_PULL_UP |        Pin_Encoder_Sw(0) | FB(Net_295)
     |   6 |     * |      NONE |      RES_PULL_UP |            Pin_Quad_B(0) | FB(Net_245)
     |   7 |     * |      NONE |      RES_PULL_UP |            Pin_Quad_A(0) | FB(Net_244)
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |           Pin_Spindle(0) | In(Net_501)
     |   1 |     * |      NONE |         CMOS_OUT | Pin_Spindle_Direction(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    Pin_Spindle_Enable(0) | 
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   4 |   0 |     * |      NONE |      RES_PULL_UP |             Pin_Z_Lim(0) | FB(Net_382)
     |   1 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |         \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |           Control_Pin(0) | FB(Net_540)
     |   1 |     * |      NONE |      RES_PULL_UP |           Control_Pin(1) | FB(Net_541)
     |   2 |     * |      NONE |      RES_PULL_UP |           Control_Pin(2) | FB(Net_585)
     |   3 |     * |      NONE |      RES_PULL_UP |           Control_Pin(3) | FB(Net_422)
     |   4 |     * |      NONE |         CMOS_OUT |     Flood_Coolant_Pin(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      Mist_Coolant_Pin(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |            Pin_Step_Z(0) | In(Net_82)
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |    Stepper_Enable_Pin(0) | In(Net_708)
     |   5 |     * |      NONE |      RES_PULL_UP |             Probe_Pin(0) | FB(Net_717)
     |   6 |     * |      NONE |      RES_PULL_UP |             Pin_Y_Lim(0) | FB(Net_432)
     |   7 |     * |      NONE |      RES_PULL_UP |             Pin_X_Lim(0) | FB(Net_358)
-----+-----+-------+-----------+------------------+--------------------------+---------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |              LED_RXTX(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                   LED(0) | In(Net_586)
     |   6 |       |   FALLING |      HI_Z_ANALOG |          \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |          \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.611ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.596ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Grbl_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.858ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.858ms
API generation phase: Elapsed time ==> 5s.867ms
Dependency generation phase: Elapsed time ==> 0s.064ms
Cleanup phase: Elapsed time ==> 0s.005ms
