strict digraph "" {
	node [label="\N"];
	"1366:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335f50>",
		fillcolor=firebrick,
		label="1366:NS
RxData_d[7:0] <= LatchedByte[7:0] & { 8{ |StateData } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1349:AL"	 [def_var="['LatchedByte', 'RxData', 'RxData_d', 'DelayData']",
		label="Leaf_1349:AL"];
	"1366:NS" -> "Leaf_1349:AL"	 [cond="[]",
		lineno=None];
	"1371:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032a150>",
		fillcolor=firebrick,
		label="1371:NS
RxData_d[7:0] <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032a150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1371:NS" -> "Leaf_1349:AL"	 [cond="[]",
		lineno=None];
	"1364:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032a350>",
		fillcolor=springgreen,
		label="1364:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1364:IF" -> "1366:NS"	 [cond="['GenerateRxValid']",
		label=GenerateRxValid,
		lineno=1364];
	"1368:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032a3d0>",
		fillcolor=springgreen,
		label="1368:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1364:IF" -> "1368:IF"	 [cond="['GenerateRxValid']",
		label="!(GenerateRxValid)",
		lineno=1364];
	"1359:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43032add0>",
		fillcolor=turquoise,
		label="1359:BL
LatchedByte[7:0] <= { MRxD[3:0], LatchedByte[7:4] };
DelayData <= StateData[0];
RxData[7:0] <= RxData_d[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032a550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb43032a950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032ab10>]",
		style=filled,
		typ=Block];
	"1359:BL" -> "1364:IF"	 [cond="[]",
		lineno=None];
	"1351:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032ae50>",
		fillcolor=springgreen,
		label="1351:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1351:IF" -> "1359:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1351];
	"1352:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43032ae90>",
		fillcolor=turquoise,
		label="1352:BL
RxData_d[7:0] <= 8'h0;
DelayData <= 1'b0;
LatchedByte[7:0] <= 8'h0;
RxData[7:0] <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032aed0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb4302da0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb4302da210>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fb4302da410>]",
		style=filled,
		typ=Block];
	"1351:IF" -> "1352:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=1351];
	"1349:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb4302da710>",
		clk_sens=True,
		fillcolor=gold,
		label="1349:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RxData_d', 'DelayData', 'GenerateRxValid', 'MRxD', 'LatchedByte', 'StateData']"];
	"1350:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb4302da890>",
		fillcolor=turquoise,
		label="1350:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1349:AL" -> "1350:BL"	 [cond="[]",
		lineno=None];
	"1352:BL" -> "Leaf_1349:AL"	 [cond="[]",
		lineno=None];
	"1350:BL" -> "1351:IF"	 [cond="[]",
		lineno=None];
	"1368:IF" -> "1371:NS"	 [cond="['DelayData']",
		label="(~DelayData)",
		lineno=1368];
}
