

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:09:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.745 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     228|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      10|      10|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|      76|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      86|     295|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_fu_207_p2        |     +    |      0|  0|  19|          12|          12|
    |current_cos_V_1_fu_169_p2  |     +    |      0|  0|  19|          12|          12|
    |current_sin_V_fu_158_p2    |     +    |      0|  0|  19|          12|          12|
    |j_fu_126_p2                |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_152_p2    |     -    |      0|  0|  19|          12|          12|
    |current_sin_V_1_fu_175_p2  |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_201_p2        |     -    |      0|  0|  19|          12|          12|
    |r_V_1_fu_138_p2            |   ashr   |      0|  0|  26|          12|          12|
    |r_V_fu_132_p2              |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_120_p2        |   icmp   |      0|  0|  11|           6|           7|
    |current_cos_V_2_fu_189_p3  |  select  |      0|  0|  12|           1|          12|
    |current_sin_V_2_fu_181_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_213_p3    |  select  |      0|  0|  12|           1|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 228|         111|         140|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |p_Val2_2_reg_81  |   9|          2|   12|         24|
    |p_Val2_4_reg_71  |   9|          2|   12|         24|
    |p_Val2_s_reg_93  |   9|          2|   12|         24|
    |ush_reg_105      |   9|          2|    6|         12|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  57|         12|   43|         88|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |current_cos_V_2_reg_248  |  12|   0|   12|          0|
    |current_sin_V_2_reg_243  |  12|   0|   12|          0|
    |j_reg_228                |   6|   0|    6|          0|
    |p_Val2_2_reg_81          |  12|   0|   12|          0|
    |p_Val2_4_reg_71          |  12|   0|   12|          0|
    |p_Val2_s_reg_93          |  12|   0|   12|          0|
    |tmp_reg_233              |   1|   0|    1|          0|
    |ush_reg_105              |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

