<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Call Conventions" />
<meta name="abstract" content="V2LVS uses calling conventions for modules that have arrays in their port interface." />
<meta name="description" content="V2LVS uses calling conventions for modules that have arrays in their port interface." />
<meta name="DC.subject" content="Verilog, calling conventions" />
<meta name="keywords" content="Verilog, calling conventions" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Call Conventions</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Call Conventions" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Call Conventions</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">V2LVS uses
calling conventions for modules that have arrays in their port interface.</span>
</div>
<p class="p">Module port connections can be
made with the following:</p>
<ul class="ul"><li class="li" id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85__id97d78c05-4ce2-4316-85a0-0611019ba6b9"><p class="p">Simple arrays or ranges (for example
a[0:3]).</p>
</li>
<li class="li" id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85__id5f2d3588-0660-4ba2-a89f-888e47990ad6"><p class="p">Binary, hex, octal, or decimal bit expressions
(for example 2'b01).</p>
</li>
<li class="li" id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85__id89fcc333-b821-4a8e-962c-026751ba1e3a"><p class="p">Concatenations of the previous. These
join together ranges or bit expressions into a single array (for
example, { a, 2'b01 } represents a concatenation of wire a[0:3]
and the bit expression 2'b01)</p>
</li>
<li class="li" id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85__id08c254be-023a-4fca-9d25-df42e2cd8830"><p class="p">Multiple concatenations. These cause
an integral number of repetitions of the contents of a concatenation,
for example { 2 { a, 2'b01 }}.</p>
</li>
</ul>
<p class="p">The “<a class="xref fm:HeadingAndPage" href="Concept_PortSelectionBitSelectionArrayMapping_id1a1a2404.html#id1a1a2404-21c6-4831-8b5a-9bf8b916767b__Concept_PortSelectionBitSelectionArrayMapping_id1a1a2404.xml#id1a1a2404-21c6-4831-8b5a-9bf8b916767b" title="Port and bit selections in port references are supported. In this example, module AA uses a port selection [2:3] on the input array TH and a bit selection [4] on the input array UH. SH is a simple array that is used intact as an output array.">Port Selection, Bit Selection, and Array Mapping</a>” shows a simple case of instantiations
using ranges. The “<a class="xref fm:HeadingAndPage" href="Concept_PowerGroundConnections_id97a5180f.html#id97a5180f-1b7c-434d-9687-ad7e66915c99__id5cf92d14-720d-452b-95ec-e319cd346a39">Example — Use of supply0 and supply1 net types</a>” has an example that shows a
simple case of instantiation using bit expressions.</p>
<div class="section Subsections"><div class="section Subsection" id="id69b7006c-54fb-41a8-8ba0-a1178e7ffc85__id3221aa3f-0c91-4651-81de-fff94185e103"><h2 class="title Subheading sectiontitle">Conventions
for Mismatched Arrays</h2><p class="p">In Verilog, it is possible to call instances
of modules with array pin arguments that are either wider or narrower
than those declared in the interface of the module. </p>
<p class="p">When the calling pin expression is wider than
the port expression in the module, calling pins are mapped to called
ports from the right-most calling pin.</p>
<h2 class="title Subheading sectiontitle">Example — Calling connection
is wider than called ports</h2><p class="p">In the following Verilog circuit, module B
creates an instance of module A using a bus wire (IN_ARR) that is
wider than the declared interface (P) that it connects to.</p>
<pre class="pre codeblock leveled"><code>module A ( P,Q ); 
input [3:0]P; 
output Q; 
endmodule 

module B (); 
wire [0:7] IN_ARR;  
wire X; 
A inst1 (IN_ARR, X );  
endmodule </code></pre><p class="p">In SPICE, the generated module call maps the
right-most pins of IN_ARR to the instance pins P:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT A P[3] P[2] P[1] P[0] Q 
.ENDS 

.SUBCKT B 
Xinst1 A $PINS P[3]=IN_ARR[4] P[2]=IN_ARR[5] P[1]=IN_ARR[6] P[0]=IN_ARR[7] Q=X 
.ENDS </code></pre><p class="p">A warning is issued when calling pins are wider
than the port to which they are passed.</p>
<p class="p">When the calling pin expression is narrower
than the port expression in the module, calling pins are mapped
to called ports from the right-most called port. Remaining ports
are mapped to arbitrary undeclared nets.</p>
<h2 class="title Subheading sectiontitle">Example — Calling connection
is narrower than called ports</h2><p class="p">In the following Verilog circuit, module B
creates an instance of module A using a bus wire (IN_ARR), which
is narrower than the declared interface (P) that it connects to:</p>
<pre class="pre codeblock leveled"><code>module A ( P,Q ); 
input [3:0]P; 
output Q; 
endmodule 

module B (); 
wire [0:1] IN_ARR;  
wire X; 
A inst1 ( .P(IN_ARR), .Q(X) ); 
endmodule </code></pre><p class="p">The generated SPICE instance right-justifies
the IN_ARR pins with the P pins and connects the left-most P pins
to sequential unconnected nets:</p>
<pre class="pre codeblock leveled"><code>.SUBCKT A P[3] P[2] P[1] P[0] Q 
.ENDS 

.SUBCKT B 
Xinst1 A $PINS P[1]=IN_ARR[0] P[0]=IN_ARR[1] Q=X 
.ENDS </code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_Modules_id3f291074.html" title="V2LVS supports modules and macro modules. Both are mapped directly into SPICE subcircuits having no exceptions. If a particular module name is declared more than once, the first declaration is used and subsequent declarations are ignored after a warning is issued.">Modules</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Call Conventions"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_CallConventions_id69b7006c.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>