# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Cafetera_3.srcs/sim_1/imports/new/Top_tb.vhd" \

# Do not sort compile order
nosort
