// Seed: 935477835
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire [id_2 : -1] id_9;
endmodule
module module_2 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 ["" : 1] id_3;
  logic _id_4;
  logic id_5 = -1;
  logic [id_4 : -1] id_6, id_7;
  assign id_6 = -1;
  wire id_8, id_9;
  module_0 modCall_1 ();
  assign id_3 = 1;
  logic id_10;
  ;
endmodule
