# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 13:20:41  May 02, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		arm_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY arm
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:20:41  MAY 02, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name VERILOG_FILE ../CALab_S04/WB_Stage.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Val2_Gen2.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/status_register.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Reg_File.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/MEM_Stage.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/MEM_Reg.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/IF_stage_reg.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/IF_stage.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/ID_stage_reg.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/ID_stage.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/hazard_Detection_Unit.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Forwarding_Unit.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/EXE_Stage.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/EXE_Reg.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Controller.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Control_Unit.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/Condition_Check.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/ARM_Processor.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/ARM.v
set_global_assignment -name VERILOG_FILE ../CALab_S04/ALU.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation