GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\BUFG.v'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\serializer.sv":6)
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v'
Compiling module 'top'("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":3)
WARN  (EX3780) : Using initial value of 'audio_sample_word' since it is never assigned("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":59)
Compiling module 'Gowin_rPLL'("C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'Gowin_CLKDIV'("C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_clkdiv\gowin_clkdiv.v":9)
Compiling module 'hdmi(VIDEO_REFRESH_RATE=60,AUDIO_RATE=48000)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25200000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(AUDIO_RATE=48000)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000001)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=25200000.0)'("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\serializer.sv":3)
Compiling module 'BUFG'("C:\Users\matt\Documents\FPGA\vid80-6000\src\BUFG.v":3)
Compiling module 'Gowin_DPB'("C:\Users\matt\Documents\FPGA\vid80-6000\src\gowin_dpb\gowin_dpb.v":9)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":6)
WARN  (EX0211) : The output port "led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":6)
WARN  (EX0211) : The output port "led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":6)
WARN  (EX0211) : The output port "uart_tx" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":7)
WARN  (EX0211) : The output port "gpio_29" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":13)
WARN  (EX0211) : The output port "gpio_30" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":14)
WARN  (EX0211) : The output port "gpio_33" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":15)
WARN  (EX0211) : The output port "gpio_34" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":16)
WARN  (EX0211) : The output port "gpio_40" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":17)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":8)
WARN  (CV0016) : Input test_in is unused("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":18)
WARN  (CV0020) : Input test8[5:1] is unused("C:\Users\matt\Documents\FPGA\vid80-6000\src\top.v":19)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "audio_clock_regeneration_packet" instantiated to "audio_clock_regeneration_packet" is swept in optimizing("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":51)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("C:\Users\matt\Documents\FPGA\vid80-6000\src\hdmi\packet_picker.sv":140)
[95%] Generate netlist file "C:\Users\matt\Documents\FPGA\vid80-6000\impl\gwsynthesis\vid80.vg" completed
[100%] Generate report file "C:\Users\matt\Documents\FPGA\vid80-6000\impl\gwsynthesis\vid80_syn.rpt.html" completed
GowinSynthesis finish
