// Seed: 32132892
`define pp_17 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout id_17;
  input id_16;
  input id_15;
  input id_14;
  output id_13;
  inout id_12;
  input id_11;
  output id_10;
  output id_9;
  inout id_8;
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  initial begin
    if (1 == id_14) begin
      id_1 <= id_8;
    end else begin
      if (1) begin
        if (1) begin
          id_5 <= id_8;
        end
      end
    end
  end
endmodule
