
triangular3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08006668  08006668  00007668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a18  08006a18  000081d8  2**0
                  CONTENTS
  4 .ARM          00000008  08006a18  08006a18  00007a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a20  08006a20  000081d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a20  08006a20  00007a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a24  08006a24  00007a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08006a28  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200001d8  08006c00  000081d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08006c00  00008398  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a817  00000000  00000000  00008208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a67  00000000  00000000  00012a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  00014488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000931  00000000  00000000  00015088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026aa3  00000000  00000000  000159b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c973  00000000  00000000  0003c45c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee7a7  00000000  00000000  00048dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137576  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000413c  00000000  00000000  001375bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0013b6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006650 	.word	0x08006650

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08006650 	.word	0x08006650

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
    static uint16_t ccr1 = 0;
    static uint16_t ccr2 = 0;
    static int8_t direction1 = 1;
    static int8_t direction2 = 1;

    if (htim->Instance == TIM1)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a59      	ldr	r2, [pc, #356]	@ (8000d1c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	f040 80ac 	bne.w	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
    {
        // Handle the first run
        if (first_run && ccr1 == 0 && channel == 1)
 8000bbc:	4b58      	ldr	r3, [pc, #352]	@ (8000d20 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d024      	beq.n	8000c0e <HAL_TIM_PeriodElapsedCallback+0x66>
 8000bc4:	4b57      	ldr	r3, [pc, #348]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d120      	bne.n	8000c0e <HAL_TIM_PeriodElapsedCallback+0x66>
 8000bcc:	4b56      	ldr	r3, [pc, #344]	@ (8000d28 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d11c      	bne.n	8000c0e <HAL_TIM_PeriodElapsedCallback+0x66>
        {
            // Stop Channel 1
        	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000bd4:	4b55      	ldr	r3, [pc, #340]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	635a      	str	r2, [r3, #52]	@ 0x34

            // Start Channel 2
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000bdc:	2104      	movs	r1, #4
 8000bde:	4853      	ldr	r0, [pc, #332]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000be0:	f001 fe66 	bl	80028b0 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000be4:	2104      	movs	r1, #4
 8000be6:	4851      	ldr	r0, [pc, #324]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000be8:	f002 feb2 	bl	8003950 <HAL_TIMEx_PWMN_Start>

            // Ensure MOE is enabled after channel switch
            __HAL_TIM_MOE_ENABLE(&htim1);
 8000bec:	4b4f      	ldr	r3, [pc, #316]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000bfa:	645a      	str	r2, [r3, #68]	@ 0x44

            channel = 2;
 8000bfc:	4b4a      	ldr	r3, [pc, #296]	@ (8000d28 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000bfe:	2202      	movs	r2, #2
 8000c00:	701a      	strb	r2, [r3, #0]
            direction2 = 1; // Start ascending for Channel 2
 8000c02:	4b4b      	ldr	r3, [pc, #300]	@ (8000d30 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	701a      	strb	r2, [r3, #0]
            first_run = 0; // Clear first run flag
 8000c08:	4b45      	ldr	r3, [pc, #276]	@ (8000d20 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
        }

        // Update ccr values based on active channel
        if (channel == 1)
 8000c0e:	4b46      	ldr	r3, [pc, #280]	@ (8000d28 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d13f      	bne.n	8000c96 <HAL_TIM_PeriodElapsedCallback+0xee>
        {
            ccr1 += direction1;
 8000c16:	4b47      	ldr	r3, [pc, #284]	@ (8000d34 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000c18:	f993 3000 	ldrsb.w	r3, [r3]
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	4b41      	ldr	r3, [pc, #260]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c20:	881b      	ldrh	r3, [r3, #0]
 8000c22:	4413      	add	r3, r2
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	4b3f      	ldr	r3, [pc, #252]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c28:	801a      	strh	r2, [r3, #0]

            // Handle upper limit for Channel 1
            if (ccr1 >= 4999)
 8000c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c2c:	881b      	ldrh	r3, [r3, #0]
 8000c2e:	f241 3286 	movw	r2, #4998	@ 0x1386
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d907      	bls.n	8000c46 <HAL_TIM_PeriodElapsedCallback+0x9e>
            {
                ccr1 = 4999;
 8000c36:	4b3b      	ldr	r3, [pc, #236]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c38:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000c3c:	801a      	strh	r2, [r3, #0]
                direction1 = -1; // Start descending
 8000c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d34 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000c40:	22ff      	movs	r2, #255	@ 0xff
 8000c42:	701a      	strb	r2, [r3, #0]
                // Update Channel 2 compare value
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr2);
            }
        }
    }
}
 8000c44:	e066      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
            else if (ccr1 <= 0)
 8000c46:	4b37      	ldr	r3, [pc, #220]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c48:	881b      	ldrh	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d11d      	bne.n	8000c8a <HAL_TIM_PeriodElapsedCallback+0xe2>
                ccr1 = 0;
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	801a      	strh	r2, [r3, #0]
                direction1 = 1; // Start ascending
 8000c54:	4b37      	ldr	r3, [pc, #220]	@ (8000d34 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000c5a:	4b34      	ldr	r3, [pc, #208]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	635a      	str	r2, [r3, #52]	@ 0x34
                HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c62:	2104      	movs	r1, #4
 8000c64:	4831      	ldr	r0, [pc, #196]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c66:	f001 fe23 	bl	80028b0 <HAL_TIM_PWM_Start>
                HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	482f      	ldr	r0, [pc, #188]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c6e:	f002 fe6f 	bl	8003950 <HAL_TIMEx_PWMN_Start>
                 channel = 2;
 8000c72:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000c74:	2202      	movs	r2, #2
 8000c76:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_MOE_ENABLE(&htim1);
 8000c78:	4b2c      	ldr	r3, [pc, #176]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c86:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000c88:	e044      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr1);
 8000c8a:	4b26      	ldr	r3, [pc, #152]	@ (8000d24 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000c8c:	881a      	ldrh	r2, [r3, #0]
 8000c8e:	4b27      	ldr	r3, [pc, #156]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000c94:	e03e      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
            ccr2 += direction2;
 8000c96:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000c98:	f993 3000 	ldrsb.w	r3, [r3]
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	4b26      	ldr	r3, [pc, #152]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000ca0:	881b      	ldrh	r3, [r3, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	4b24      	ldr	r3, [pc, #144]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000ca8:	801a      	strh	r2, [r3, #0]
            if (ccr2 >= 4999)
 8000caa:	4b23      	ldr	r3, [pc, #140]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000cac:	881b      	ldrh	r3, [r3, #0]
 8000cae:	f241 3286 	movw	r2, #4998	@ 0x1386
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d907      	bls.n	8000cc6 <HAL_TIM_PeriodElapsedCallback+0x11e>
                ccr2 = 4999;
 8000cb6:	4b20      	ldr	r3, [pc, #128]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000cb8:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000cbc:	801a      	strh	r2, [r3, #0]
                direction2 = -1; // Start descending
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000cc0:	22ff      	movs	r2, #255	@ 0xff
 8000cc2:	701a      	strb	r2, [r3, #0]
}
 8000cc4:	e026      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
            else if (ccr2 <= 0)
 8000cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000cc8:	881b      	ldrh	r3, [r3, #0]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d11d      	bne.n	8000d0a <HAL_TIM_PeriodElapsedCallback+0x162>
                ccr2 = 0;
 8000cce:	4b1a      	ldr	r3, [pc, #104]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	801a      	strh	r2, [r3, #0]
                direction2 = 1; // Start ascending
 8000cd4:	4b16      	ldr	r3, [pc, #88]	@ (8000d30 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000cda:	4b14      	ldr	r3, [pc, #80]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	639a      	str	r2, [r3, #56]	@ 0x38
                HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4811      	ldr	r0, [pc, #68]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000ce6:	f001 fde3 	bl	80028b0 <HAL_TIM_PWM_Start>
                HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000cea:	2100      	movs	r1, #0
 8000cec:	480f      	ldr	r0, [pc, #60]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000cee:	f002 fe2f 	bl	8003950 <HAL_TIMEx_PWMN_Start>
                channel = 1;
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_MOE_ENABLE(&htim1);
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000d06:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000d08:	e004      	b.n	8000d14 <HAL_TIM_PeriodElapsedCallback+0x16c>
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr2);
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d0c:	881a      	ldrh	r2, [r3, #0]
 8000d0e:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40012c00 	.word	0x40012c00
 8000d20:	20000000 	.word	0x20000000
 8000d24:	20000240 	.word	0x20000240
 8000d28:	20000001 	.word	0x20000001
 8000d2c:	200001f4 	.word	0x200001f4
 8000d30:	20000002 	.word	0x20000002
 8000d34:	20000003 	.word	0x20000003
 8000d38:	20000242 	.word	0x20000242

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d40:	f000 fb2f 	bl	80013a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d44:	f000 f81c 	bl	8000d80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d48:	f000 f926 	bl	8000f98 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000d4c:	f000 f86a 	bl	8000e24 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
     __HAL_TIM_MOE_ENABLE(&htim1);
 8000d50:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <main+0x40>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <main+0x40>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000d5e:	645a      	str	r2, [r3, #68]	@ 0x44
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);     // Start PWM output
 8000d60:	2100      	movs	r1, #0
 8000d62:	4806      	ldr	r0, [pc, #24]	@ (8000d7c <main+0x40>)
 8000d64:	f001 fda4 	bl	80028b0 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <main+0x40>)
 8000d6c:	f002 fdf0 	bl	8003950 <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_Base_Start_IT(&htim1);
 8000d70:	4802      	ldr	r0, [pc, #8]	@ (8000d7c <main+0x40>)
 8000d72:	f001 fccb 	bl	800270c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1)
 8000d76:	bf00      	nop
 8000d78:	e7fd      	b.n	8000d76 <main+0x3a>
 8000d7a:	bf00      	nop
 8000d7c:	200001f4 	.word	0x200001f4

08000d80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b096      	sub	sp, #88	@ 0x58
 8000d84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d86:	f107 0314 	add.w	r3, r7, #20
 8000d8a:	2244      	movs	r2, #68	@ 0x44
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f003 fd3d 	bl	800480e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d94:	463b      	mov	r3, r7
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
 8000da0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000da2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000da6:	f000 fe3b 	bl	8001a20 <HAL_PWREx_ControlVoltageScaling>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000db0:	f000 f916 	bl	8000fe0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000db4:	2310      	movs	r3, #16
 8000db6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000db8:	2301      	movs	r3, #1
 8000dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000dc0:	2360      	movs	r3, #96	@ 0x60
 8000dc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000dd0:	2319      	movs	r3, #25
 8000dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dd4:	2307      	movs	r3, #7
 8000dd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4618      	mov	r0, r3
 8000de6:	f000 fe71 	bl	8001acc <HAL_RCC_OscConfig>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000df0:	f000 f8f6 	bl	8000fe0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df4:	230f      	movs	r3, #15
 8000df6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e00:	2300      	movs	r3, #0
 8000e02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e04:	2300      	movs	r3, #0
 8000e06:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e08:	463b      	mov	r3, r7
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f001 fa39 	bl	8002284 <HAL_RCC_ClockConfig>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000e18:	f000 f8e2 	bl	8000fe0 <Error_Handler>
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	3758      	adds	r7, #88	@ 0x58
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b09a      	sub	sp, #104	@ 0x68
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e2a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e38:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e44:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
 8000e54:	615a      	str	r2, [r3, #20]
 8000e56:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	222c      	movs	r2, #44	@ 0x2c
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f003 fcd5 	bl	800480e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e64:	4b4a      	ldr	r3, [pc, #296]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e66:	4a4b      	ldr	r2, [pc, #300]	@ (8000f94 <MX_TIM1_Init+0x170>)
 8000e68:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e6a:	4b49      	ldr	r3, [pc, #292]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e70:	4b47      	ldr	r3, [pc, #284]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8000e76:	4b46      	ldr	r3, [pc, #280]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e78:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000e7c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e7e:	4b44      	ldr	r3, [pc, #272]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e84:	4b42      	ldr	r3, [pc, #264]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8a:	4b41      	ldr	r3, [pc, #260]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e90:	483f      	ldr	r0, [pc, #252]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000e92:	f001 fbe3 	bl	800265c <HAL_TIM_Base_Init>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000e9c:	f000 f8a0 	bl	8000fe0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ea4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ea6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4838      	ldr	r0, [pc, #224]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000eae:	f002 f821 	bl	8002ef4 <HAL_TIM_ConfigClockSource>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000eb8:	f000 f892 	bl	8000fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ebc:	4834      	ldr	r0, [pc, #208]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000ebe:	f001 fc95 	bl	80027ec <HAL_TIM_PWM_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000ec8:	f000 f88a 	bl	8000fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ecc:	2320      	movs	r3, #32
 8000ece:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8000ed0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000ed4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eda:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000ede:	4619      	mov	r1, r3
 8000ee0:	482b      	ldr	r0, [pc, #172]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000ee2:	f002 fdef 	bl	8003ac4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8000eec:	f000 f878 	bl	8000fe0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ef0:	2360      	movs	r3, #96	@ 0x60
 8000ef2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000efc:	2300      	movs	r3, #0
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f04:	2300      	movs	r3, #0
 8000f06:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f10:	2200      	movs	r2, #0
 8000f12:	4619      	mov	r1, r3
 8000f14:	481e      	ldr	r0, [pc, #120]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000f16:	f001 fed9 	bl	8002ccc <HAL_TIM_PWM_ConfigChannel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000f20:	f000 f85e 	bl	8000fe0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f24:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f28:	2204      	movs	r2, #4
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4818      	ldr	r0, [pc, #96]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000f2e:	f001 fecd 	bl	8002ccc <HAL_TIM_PWM_ConfigChannel>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000f38:	f000 f852 	bl	8000fe0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 50;
 8000f48:	2332      	movs	r3, #50	@ 0x32
 8000f4a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f54:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4807      	ldr	r0, [pc, #28]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000f72:	f002 fe2f 	bl	8003bd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8000f7c:	f000 f830 	bl	8000fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f80:	4803      	ldr	r0, [pc, #12]	@ (8000f90 <MX_TIM1_Init+0x16c>)
 8000f82:	f000 f87d 	bl	8001080 <HAL_TIM_MspPostInit>

}
 8000f86:	bf00      	nop
 8000f88:	3768      	adds	r7, #104	@ 0x68
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200001f4 	.word	0x200001f4
 8000f94:	40012c00 	.word	0x40012c00

08000f98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	4a08      	ldr	r2, [pc, #32]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <MX_GPIO_Init+0x44>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	603b      	str	r3, [r7, #0]
 8000fcc:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe4:	b672      	cpsid	i
}
 8000fe6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <Error_Handler+0x8>

08000fec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <HAL_MspInit+0x44>)
 8000ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8001030 <HAL_MspInit+0x44>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <HAL_MspInit+0x44>)
 8001000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <HAL_MspInit+0x44>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100e:	4a08      	ldr	r2, [pc, #32]	@ (8001030 <HAL_MspInit+0x44>)
 8001010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001014:	6593      	str	r3, [r2, #88]	@ 0x58
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <HAL_MspInit+0x44>)
 8001018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	40021000 	.word	0x40021000

08001034 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <HAL_TIM_Base_MspInit+0x44>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d113      	bne.n	800106e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001046:	4b0d      	ldr	r3, [pc, #52]	@ (800107c <HAL_TIM_Base_MspInit+0x48>)
 8001048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104a:	4a0c      	ldr	r2, [pc, #48]	@ (800107c <HAL_TIM_Base_MspInit+0x48>)
 800104c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001050:	6613      	str	r3, [r2, #96]	@ 0x60
 8001052:	4b0a      	ldr	r3, [pc, #40]	@ (800107c <HAL_TIM_Base_MspInit+0x48>)
 8001054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001056:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	2019      	movs	r0, #25
 8001064:	f000 faed 	bl	8001642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001068:	2019      	movs	r0, #25
 800106a:	f000 fb06 	bl	800167a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40012c00 	.word	0x40012c00
 800107c:	40021000 	.word	0x40021000

08001080 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	@ 0x28
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a20      	ldr	r2, [pc, #128]	@ (8001120 <HAL_TIM_MspPostInit+0xa0>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d139      	bne.n	8001116 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a2:	4b20      	ldr	r3, [pc, #128]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010be:	4a19      	ldr	r2, [pc, #100]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c6:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <HAL_TIM_MspPostInit+0xa4>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80010d2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80010d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d8:	2302      	movs	r3, #2
 80010da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010e4:	2301      	movs	r3, #1
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f2:	f000 fadd 	bl	80016b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010f6:	2301      	movs	r3, #1
 80010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001106:	2301      	movs	r3, #1
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	4805      	ldr	r0, [pc, #20]	@ (8001128 <HAL_TIM_MspPostInit+0xa8>)
 8001112:	f000 facd 	bl	80016b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001116:	bf00      	nop
 8001118:	3728      	adds	r7, #40	@ 0x28
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40012c00 	.word	0x40012c00
 8001124:	40021000 	.word	0x40021000
 8001128:	48000400 	.word	0x48000400

0800112c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001130:	bf00      	nop
 8001132:	e7fd      	b.n	8001130 <NMI_Handler+0x4>

08001134 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001138:	bf00      	nop
 800113a:	e7fd      	b.n	8001138 <HardFault_Handler+0x4>

0800113c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <MemManage_Handler+0x4>

08001144 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <BusFault_Handler+0x4>

0800114c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <UsageFault_Handler+0x4>

08001154 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001182:	f000 f963 	bl	800144c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001192:	f001 fc93 	bl	8002abc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200001f4 	.word	0x200001f4

080011a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return 1;
 80011a4:	2301      	movs	r3, #1
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <_kill>:

int _kill(int pid, int sig)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ba:	f003 fb7b 	bl	80048b4 <__errno>
 80011be:	4603      	mov	r3, r0
 80011c0:	2216      	movs	r2, #22
 80011c2:	601a      	str	r2, [r3, #0]
  return -1;
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <_exit>:

void _exit (int status)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011d8:	f04f 31ff 	mov.w	r1, #4294967295
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ffe7 	bl	80011b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011e2:	bf00      	nop
 80011e4:	e7fd      	b.n	80011e2 <_exit+0x12>

080011e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b086      	sub	sp, #24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	60f8      	str	r0, [r7, #12]
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e00a      	b.n	800120e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011f8:	f3af 8000 	nop.w
 80011fc:	4601      	mov	r1, r0
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	60ba      	str	r2, [r7, #8]
 8001204:	b2ca      	uxtb	r2, r1
 8001206:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3301      	adds	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	429a      	cmp	r2, r3
 8001214:	dbf0      	blt.n	80011f8 <_read+0x12>
  }

  return len;
 8001216:	687b      	ldr	r3, [r7, #4]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	e009      	b.n	8001246 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1c5a      	adds	r2, r3, #1
 8001236:	60ba      	str	r2, [r7, #8]
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	3301      	adds	r3, #1
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	429a      	cmp	r2, r3
 800124c:	dbf1      	blt.n	8001232 <_write+0x12>
  }
  return len;
 800124e:	687b      	ldr	r3, [r7, #4]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <_close>:

int _close(int file)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001260:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001280:	605a      	str	r2, [r3, #4]
  return 0;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <_isatty>:

int _isatty(int file)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001298:	2301      	movs	r3, #1
}
 800129a:	4618      	mov	r0, r3
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c8:	4a14      	ldr	r2, [pc, #80]	@ (800131c <_sbrk+0x5c>)
 80012ca:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <_sbrk+0x60>)
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <_sbrk+0x64>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d102      	bne.n	80012e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <_sbrk+0x64>)
 80012de:	4a12      	ldr	r2, [pc, #72]	@ (8001328 <_sbrk+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e2:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d207      	bcs.n	8001300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f0:	f003 fae0 	bl	80048b4 <__errno>
 80012f4:	4603      	mov	r3, r0
 80012f6:	220c      	movs	r2, #12
 80012f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	e009      	b.n	8001314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001300:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <_sbrk+0x64>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001306:	4b07      	ldr	r3, [pc, #28]	@ (8001324 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	4a05      	ldr	r2, [pc, #20]	@ (8001324 <_sbrk+0x64>)
 8001310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20018000 	.word	0x20018000
 8001320:	00000400 	.word	0x00000400
 8001324:	20000244 	.word	0x20000244
 8001328:	20000398 	.word	0x20000398

0800132c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <SystemInit+0x20>)
 8001332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001336:	4a05      	ldr	r2, [pc, #20]	@ (800134c <SystemInit+0x20>)
 8001338:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800133c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001388 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001354:	f7ff ffea 	bl	800132c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001358:	480c      	ldr	r0, [pc, #48]	@ (800138c <LoopForever+0x6>)
  ldr r1, =_edata
 800135a:	490d      	ldr	r1, [pc, #52]	@ (8001390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800135c:	4a0d      	ldr	r2, [pc, #52]	@ (8001394 <LoopForever+0xe>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001360:	e002      	b.n	8001368 <LoopCopyDataInit>

08001362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001366:	3304      	adds	r3, #4

08001368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800136a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800136c:	d3f9      	bcc.n	8001362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001370:	4c0a      	ldr	r4, [pc, #40]	@ (800139c <LoopForever+0x16>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001374:	e001      	b.n	800137a <LoopFillZerobss>

08001376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001378:	3204      	adds	r2, #4

0800137a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800137a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800137c:	d3fb      	bcc.n	8001376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137e:	f003 fa9f 	bl	80048c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001382:	f7ff fcdb 	bl	8000d3c <main>

08001386 <LoopForever>:

LoopForever:
    b LoopForever
 8001386:	e7fe      	b.n	8001386 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001388:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001390:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001394:	08006a28 	.word	0x08006a28
  ldr r2, =_sbss
 8001398:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800139c:	20000398 	.word	0x20000398

080013a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013a0:	e7fe      	b.n	80013a0 <ADC1_2_IRQHandler>

080013a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 f93d 	bl	800162c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b2:	2000      	movs	r0, #0
 80013b4:	f000 f80e 	bl	80013d4 <HAL_InitTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	e001      	b.n	80013c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013c4:	f7ff fe12 	bl	8000fec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013c8:	79fb      	ldrb	r3, [r7, #7]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <HAL_InitTick+0x6c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d023      	beq.n	8001430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013e8:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <HAL_InitTick+0x70>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <HAL_InitTick+0x6c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f949 	bl	8001696 <HAL_SYSTICK_Config>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10f      	bne.n	800142a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b0f      	cmp	r3, #15
 800140e:	d809      	bhi.n	8001424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001410:	2200      	movs	r2, #0
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	f04f 30ff 	mov.w	r0, #4294967295
 8001418:	f000 f913 	bl	8001642 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800141c:	4a0a      	ldr	r2, [pc, #40]	@ (8001448 <HAL_InitTick+0x74>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e007      	b.n	8001434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
 8001428:	e004      	b.n	8001434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	e001      	b.n	8001434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000000c 	.word	0x2000000c
 8001444:	20000004 	.word	0x20000004
 8001448:	20000008 	.word	0x20000008

0800144c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_IncTick+0x20>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x24>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <HAL_IncTick+0x24>)
 800145e:	6013      	str	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	2000000c 	.word	0x2000000c
 8001470:	20000248 	.word	0x20000248

08001474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_GetTick+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000248 	.word	0x20000248

0800148c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a8:	4013      	ands	r3, r2
 80014aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014be:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	60d3      	str	r3, [r2, #12]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d8:	4b04      	ldr	r3, [pc, #16]	@ (80014ec <__NVIC_GetPriorityGrouping+0x18>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	f003 0307 	and.w	r3, r3, #7
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	db0b      	blt.n	800151a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	f003 021f 	and.w	r2, r3, #31
 8001508:	4907      	ldr	r1, [pc, #28]	@ (8001528 <__NVIC_EnableIRQ+0x38>)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	095b      	lsrs	r3, r3, #5
 8001510:	2001      	movs	r0, #1
 8001512:	fa00 f202 	lsl.w	r2, r0, r2
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	e000e100 	.word	0xe000e100

0800152c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	db0a      	blt.n	8001556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	b2da      	uxtb	r2, r3
 8001544:	490c      	ldr	r1, [pc, #48]	@ (8001578 <__NVIC_SetPriority+0x4c>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	440b      	add	r3, r1
 8001550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001554:	e00a      	b.n	800156c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4908      	ldr	r1, [pc, #32]	@ (800157c <__NVIC_SetPriority+0x50>)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	f003 030f 	and.w	r3, r3, #15
 8001562:	3b04      	subs	r3, #4
 8001564:	0112      	lsls	r2, r2, #4
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	440b      	add	r3, r1
 800156a:	761a      	strb	r2, [r3, #24]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001580:	b480      	push	{r7}
 8001582:	b089      	sub	sp, #36	@ 0x24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f1c3 0307 	rsb	r3, r3, #7
 800159a:	2b04      	cmp	r3, #4
 800159c:	bf28      	it	cs
 800159e:	2304      	movcs	r3, #4
 80015a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3304      	adds	r3, #4
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	d902      	bls.n	80015b0 <NVIC_EncodePriority+0x30>
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3b03      	subs	r3, #3
 80015ae:	e000      	b.n	80015b2 <NVIC_EncodePriority+0x32>
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	f04f 32ff 	mov.w	r2, #4294967295
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43da      	mvns	r2, r3
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	401a      	ands	r2, r3
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	43d9      	mvns	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	4313      	orrs	r3, r2
         );
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3724      	adds	r7, #36	@ 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015f8:	d301      	bcc.n	80015fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00f      	b.n	800161e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001628 <SysTick_Config+0x40>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001606:	210f      	movs	r1, #15
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f7ff ff8e 	bl	800152c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <SysTick_Config+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001616:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <SysTick_Config+0x40>)
 8001618:	2207      	movs	r2, #7
 800161a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff29 	bl	800148c <__NVIC_SetPriorityGrouping>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001654:	f7ff ff3e 	bl	80014d4 <__NVIC_GetPriorityGrouping>
 8001658:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6978      	ldr	r0, [r7, #20]
 8001660:	f7ff ff8e 	bl	8001580 <NVIC_EncodePriority>
 8001664:	4602      	mov	r2, r0
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff5d 	bl	800152c <__NVIC_SetPriority>
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	4603      	mov	r3, r0
 8001682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff31 	bl	80014f0 <__NVIC_EnableIRQ>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffa2 	bl	80015e8 <SysTick_Config>
 80016a4:	4603      	mov	r3, r0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b087      	sub	sp, #28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016be:	e17f      	b.n	80019c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2101      	movs	r1, #1
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	4013      	ands	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 8171 	beq.w	80019ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f003 0303 	and.w	r3, r3, #3
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d005      	beq.n	80016f0 <HAL_GPIO_Init+0x40>
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 0303 	and.w	r3, r3, #3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d130      	bne.n	8001752 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	2203      	movs	r2, #3
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	68da      	ldr	r2, [r3, #12]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	4313      	orrs	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001726:	2201      	movs	r2, #1
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4013      	ands	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	091b      	lsrs	r3, r3, #4
 800173c:	f003 0201 	and.w	r2, r3, #1
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	2b03      	cmp	r3, #3
 800175c:	d118      	bne.n	8001790 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001762:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001764:	2201      	movs	r2, #1
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	08db      	lsrs	r3, r3, #3
 800177a:	f003 0201 	and.w	r2, r3, #1
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	2b03      	cmp	r3, #3
 800179a:	d017      	beq.n	80017cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	2203      	movs	r2, #3
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	4013      	ands	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	689a      	ldr	r2, [r3, #8]
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d123      	bne.n	8001820 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	08da      	lsrs	r2, r3, #3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3208      	adds	r2, #8
 80017e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	220f      	movs	r2, #15
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4013      	ands	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	4313      	orrs	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	08da      	lsrs	r2, r3, #3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3208      	adds	r2, #8
 800181a:	6939      	ldr	r1, [r7, #16]
 800181c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	2203      	movs	r2, #3
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4013      	ands	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f003 0203 	and.w	r2, r3, #3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800185c:	2b00      	cmp	r3, #0
 800185e:	f000 80ac 	beq.w	80019ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001862:	4b5f      	ldr	r3, [pc, #380]	@ (80019e0 <HAL_GPIO_Init+0x330>)
 8001864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001866:	4a5e      	ldr	r2, [pc, #376]	@ (80019e0 <HAL_GPIO_Init+0x330>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6613      	str	r3, [r2, #96]	@ 0x60
 800186e:	4b5c      	ldr	r3, [pc, #368]	@ (80019e0 <HAL_GPIO_Init+0x330>)
 8001870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800187a:	4a5a      	ldr	r2, [pc, #360]	@ (80019e4 <HAL_GPIO_Init+0x334>)
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	089b      	lsrs	r3, r3, #2
 8001880:	3302      	adds	r3, #2
 8001882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	220f      	movs	r2, #15
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43db      	mvns	r3, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018a4:	d025      	beq.n	80018f2 <HAL_GPIO_Init+0x242>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a4f      	ldr	r2, [pc, #316]	@ (80019e8 <HAL_GPIO_Init+0x338>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d01f      	beq.n	80018ee <HAL_GPIO_Init+0x23e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a4e      	ldr	r2, [pc, #312]	@ (80019ec <HAL_GPIO_Init+0x33c>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d019      	beq.n	80018ea <HAL_GPIO_Init+0x23a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a4d      	ldr	r2, [pc, #308]	@ (80019f0 <HAL_GPIO_Init+0x340>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d013      	beq.n	80018e6 <HAL_GPIO_Init+0x236>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a4c      	ldr	r2, [pc, #304]	@ (80019f4 <HAL_GPIO_Init+0x344>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d00d      	beq.n	80018e2 <HAL_GPIO_Init+0x232>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a4b      	ldr	r2, [pc, #300]	@ (80019f8 <HAL_GPIO_Init+0x348>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d007      	beq.n	80018de <HAL_GPIO_Init+0x22e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a4a      	ldr	r2, [pc, #296]	@ (80019fc <HAL_GPIO_Init+0x34c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d101      	bne.n	80018da <HAL_GPIO_Init+0x22a>
 80018d6:	2306      	movs	r3, #6
 80018d8:	e00c      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018da:	2307      	movs	r3, #7
 80018dc:	e00a      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018de:	2305      	movs	r3, #5
 80018e0:	e008      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018e2:	2304      	movs	r3, #4
 80018e4:	e006      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018e6:	2303      	movs	r3, #3
 80018e8:	e004      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e002      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018ee:	2301      	movs	r3, #1
 80018f0:	e000      	b.n	80018f4 <HAL_GPIO_Init+0x244>
 80018f2:	2300      	movs	r3, #0
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	f002 0203 	and.w	r2, r2, #3
 80018fa:	0092      	lsls	r2, r2, #2
 80018fc:	4093      	lsls	r3, r2
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	4313      	orrs	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001904:	4937      	ldr	r1, [pc, #220]	@ (80019e4 <HAL_GPIO_Init+0x334>)
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	089b      	lsrs	r3, r3, #2
 800190a:	3302      	adds	r3, #2
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001912:	4b3b      	ldr	r3, [pc, #236]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	43db      	mvns	r3, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4013      	ands	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4313      	orrs	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001936:	4a32      	ldr	r2, [pc, #200]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800193c:	4b30      	ldr	r3, [pc, #192]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4313      	orrs	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001966:	4b26      	ldr	r3, [pc, #152]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d003      	beq.n	800198a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800198a:	4a1d      	ldr	r2, [pc, #116]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001990:	4b1b      	ldr	r3, [pc, #108]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	43db      	mvns	r3, r3
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	4013      	ands	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019b4:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <HAL_GPIO_Init+0x350>)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	3301      	adds	r3, #1
 80019be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f47f ae78 	bne.w	80016c0 <HAL_GPIO_Init+0x10>
  }
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	371c      	adds	r7, #28
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40010000 	.word	0x40010000
 80019e8:	48000400 	.word	0x48000400
 80019ec:	48000800 	.word	0x48000800
 80019f0:	48000c00 	.word	0x48000c00
 80019f4:	48001000 	.word	0x48001000
 80019f8:	48001400 	.word	0x48001400
 80019fc:	48001800 	.word	0x48001800
 8001a00:	40010400 	.word	0x40010400

08001a04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a08:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <HAL_PWREx_GetVoltageRange+0x18>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	40007000 	.word	0x40007000

08001a20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a2e:	d130      	bne.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a30:	4b23      	ldr	r3, [pc, #140]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a3c:	d038      	beq.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a46:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a48:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a4c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2232      	movs	r2, #50	@ 0x32
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	0c9b      	lsrs	r3, r3, #18
 8001a60:	3301      	adds	r3, #1
 8001a62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a64:	e002      	b.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a6c:	4b14      	ldr	r3, [pc, #80]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a78:	d102      	bne.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f2      	bne.n	8001a66 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a8c:	d110      	bne.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e00f      	b.n	8001ab2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a9e:	d007      	beq.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001aa0:	4b07      	ldr	r3, [pc, #28]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001aa8:	4a05      	ldr	r2, [pc, #20]	@ (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40007000 	.word	0x40007000
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	431bde83 	.word	0x431bde83

08001acc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e3ca      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ade:	4b97      	ldr	r3, [pc, #604]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ae8:	4b94      	ldr	r3, [pc, #592]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0310 	and.w	r3, r3, #16
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 80e4 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <HAL_RCC_OscConfig+0x4a>
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	2b0c      	cmp	r3, #12
 8001b0a:	f040 808b 	bne.w	8001c24 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	f040 8087 	bne.w	8001c24 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b16:	4b89      	ldr	r3, [pc, #548]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x62>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e3a2      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1a      	ldr	r2, [r3, #32]
 8001b32:	4b82      	ldr	r3, [pc, #520]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d004      	beq.n	8001b48 <HAL_RCC_OscConfig+0x7c>
 8001b3e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b46:	e005      	b.n	8001b54 <HAL_RCC_OscConfig+0x88>
 8001b48:	4b7c      	ldr	r3, [pc, #496]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b4e:	091b      	lsrs	r3, r3, #4
 8001b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d223      	bcs.n	8001ba0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fd1d 	bl	800259c <RCC_SetFlashLatencyFromMSIRange>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e383      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b6c:	4b73      	ldr	r3, [pc, #460]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a72      	ldr	r2, [pc, #456]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b72:	f043 0308 	orr.w	r3, r3, #8
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b70      	ldr	r3, [pc, #448]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	496d      	ldr	r1, [pc, #436]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b86:	4313      	orrs	r3, r2
 8001b88:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	4968      	ldr	r1, [pc, #416]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	604b      	str	r3, [r1, #4]
 8001b9e:	e025      	b.n	8001bec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ba0:	4b66      	ldr	r3, [pc, #408]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a65      	ldr	r2, [pc, #404]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001ba6:	f043 0308 	orr.w	r3, r3, #8
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	4b63      	ldr	r3, [pc, #396]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	4960      	ldr	r1, [pc, #384]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	495b      	ldr	r1, [pc, #364]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d109      	bne.n	8001bec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 fcdd 	bl	800259c <RCC_SetFlashLatencyFromMSIRange>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e343      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bec:	f000 fc4a 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b52      	ldr	r3, [pc, #328]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	091b      	lsrs	r3, r3, #4
 8001bf8:	f003 030f 	and.w	r3, r3, #15
 8001bfc:	4950      	ldr	r1, [pc, #320]	@ (8001d40 <HAL_RCC_OscConfig+0x274>)
 8001bfe:	5ccb      	ldrb	r3, [r1, r3]
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a4e      	ldr	r2, [pc, #312]	@ (8001d44 <HAL_RCC_OscConfig+0x278>)
 8001c0a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c0c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d48 <HAL_RCC_OscConfig+0x27c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fbdf 	bl	80013d4 <HAL_InitTick>
 8001c16:	4603      	mov	r3, r0
 8001c18:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d052      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	e327      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d032      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c2c:	4b43      	ldr	r3, [pc, #268]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a42      	ldr	r2, [pc, #264]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c38:	f7ff fc1c 	bl	8001474 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c40:	f7ff fc18 	bl	8001474 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e310      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c52:	4b3a      	ldr	r3, [pc, #232]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c5e:	4b37      	ldr	r3, [pc, #220]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a36      	ldr	r2, [pc, #216]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c64:	f043 0308 	orr.w	r3, r3, #8
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	4b34      	ldr	r3, [pc, #208]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	4931      	ldr	r1, [pc, #196]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c7c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	021b      	lsls	r3, r3, #8
 8001c8a:	492c      	ldr	r1, [pc, #176]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]
 8001c90:	e01a      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c92:	4b2a      	ldr	r3, [pc, #168]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a29      	ldr	r2, [pc, #164]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fbe9 	bl	8001474 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ca6:	f7ff fbe5 	bl	8001474 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e2dd      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cb8:	4b20      	ldr	r3, [pc, #128]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1f0      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x1da>
 8001cc4:	e000      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cc6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d074      	beq.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d005      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x21a>
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d10e      	bne.n	8001cfe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d10b      	bne.n	8001cfe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d064      	beq.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d160      	bne.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e2ba      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d06:	d106      	bne.n	8001d16 <HAL_RCC_OscConfig+0x24a>
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	e026      	b.n	8001d64 <HAL_RCC_OscConfig+0x298>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d1e:	d115      	bne.n	8001d4c <HAL_RCC_OscConfig+0x280>
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a02      	ldr	r2, [pc, #8]	@ (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	e014      	b.n	8001d64 <HAL_RCC_OscConfig+0x298>
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	08006668 	.word	0x08006668
 8001d44:	20000004 	.word	0x20000004
 8001d48:	20000008 	.word	0x20000008
 8001d4c:	4ba0      	ldr	r3, [pc, #640]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a9f      	ldr	r2, [pc, #636]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	4b9d      	ldr	r3, [pc, #628]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a9c      	ldr	r2, [pc, #624]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001d5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d013      	beq.n	8001d94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fb82 	bl	8001474 <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d74:	f7ff fb7e 	bl	8001474 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b64      	cmp	r3, #100	@ 0x64
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e276      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d86:	4b92      	ldr	r3, [pc, #584]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x2a8>
 8001d92:	e014      	b.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7ff fb6e 	bl	8001474 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fb6a 	bl	8001474 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	@ 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e262      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dae:	4b88      	ldr	r3, [pc, #544]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x2d0>
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d060      	beq.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_OscConfig+0x310>
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b0c      	cmp	r3, #12
 8001dd4:	d119      	bne.n	8001e0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d116      	bne.n	8001e0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ddc:	4b7c      	ldr	r3, [pc, #496]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <HAL_RCC_OscConfig+0x328>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e23f      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df4:	4b76      	ldr	r3, [pc, #472]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	061b      	lsls	r3, r3, #24
 8001e02:	4973      	ldr	r1, [pc, #460]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e08:	e040      	b.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d023      	beq.n	8001e5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e12:	4b6f      	ldr	r3, [pc, #444]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a6e      	ldr	r2, [pc, #440]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1e:	f7ff fb29 	bl	8001474 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e26:	f7ff fb25 	bl	8001474 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e21d      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e38:	4b65      	ldr	r3, [pc, #404]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e44:	4b62      	ldr	r3, [pc, #392]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	061b      	lsls	r3, r3, #24
 8001e52:	495f      	ldr	r1, [pc, #380]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
 8001e58:	e018      	b.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a5c      	ldr	r2, [pc, #368]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e66:	f7ff fb05 	bl	8001474 <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e6e:	f7ff fb01 	bl	8001474 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e1f9      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e80:	4b53      	ldr	r3, [pc, #332]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f0      	bne.n	8001e6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d03c      	beq.n	8001f12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01c      	beq.n	8001eda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ea6:	4a4a      	ldr	r2, [pc, #296]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb0:	f7ff fae0 	bl	8001474 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eb8:	f7ff fadc 	bl	8001474 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e1d4      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eca:	4b41      	ldr	r3, [pc, #260]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ef      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x3ec>
 8001ed8:	e01b      	b.n	8001f12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eda:	4b3d      	ldr	r3, [pc, #244]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ee0:	4a3b      	ldr	r2, [pc, #236]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eea:	f7ff fac3 	bl	8001474 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ef2:	f7ff fabf 	bl	8001474 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e1b7      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f04:	4b32      	ldr	r3, [pc, #200]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1ef      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80a6 	beq.w	800206c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f20:	2300      	movs	r3, #0
 8001f22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f24:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d10d      	bne.n	8001f4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f30:	4b27      	ldr	r3, [pc, #156]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	4a26      	ldr	r2, [pc, #152]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3c:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4c:	4b21      	ldr	r3, [pc, #132]	@ (8001fd4 <HAL_RCC_OscConfig+0x508>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d118      	bne.n	8001f8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f58:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <HAL_RCC_OscConfig+0x508>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001fd4 <HAL_RCC_OscConfig+0x508>)
 8001f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f64:	f7ff fa86 	bl	8001474 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6c:	f7ff fa82 	bl	8001474 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e17a      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <HAL_RCC_OscConfig+0x508>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d108      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4d8>
 8001f92:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f98:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fa2:	e029      	b.n	8001ff8 <HAL_RCC_OscConfig+0x52c>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b05      	cmp	r3, #5
 8001faa:	d115      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x50c>
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fb2:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001fb4:	f043 0304 	orr.w	r3, r3, #4
 8001fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fbc:	4b04      	ldr	r3, [pc, #16]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc2:	4a03      	ldr	r2, [pc, #12]	@ (8001fd0 <HAL_RCC_OscConfig+0x504>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fcc:	e014      	b.n	8001ff8 <HAL_RCC_OscConfig+0x52c>
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40007000 	.word	0x40007000
 8001fd8:	4b9c      	ldr	r3, [pc, #624]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fde:	4a9b      	ldr	r2, [pc, #620]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8001fe0:	f023 0301 	bic.w	r3, r3, #1
 8001fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fe8:	4b98      	ldr	r3, [pc, #608]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8001fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fee:	4a97      	ldr	r2, [pc, #604]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8001ff0:	f023 0304 	bic.w	r3, r3, #4
 8001ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d016      	beq.n	800202e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002000:	f7ff fa38 	bl	8001474 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002006:	e00a      	b.n	800201e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f7ff fa34 	bl	8001474 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e12a      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800201e:	4b8b      	ldr	r3, [pc, #556]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0ed      	beq.n	8002008 <HAL_RCC_OscConfig+0x53c>
 800202c:	e015      	b.n	800205a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202e:	f7ff fa21 	bl	8001474 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002034:	e00a      	b.n	800204c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002036:	f7ff fa1d 	bl	8001474 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002044:	4293      	cmp	r3, r2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e113      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800204c:	4b7f      	ldr	r3, [pc, #508]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800204e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1ed      	bne.n	8002036 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800205a:	7ffb      	ldrb	r3, [r7, #31]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d105      	bne.n	800206c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002060:	4b7a      	ldr	r3, [pc, #488]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	4a79      	ldr	r2, [pc, #484]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800206a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 80fe 	beq.w	8002272 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207a:	2b02      	cmp	r3, #2
 800207c:	f040 80d0 	bne.w	8002220 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002080:	4b72      	ldr	r3, [pc, #456]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f003 0203 	and.w	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002090:	429a      	cmp	r2, r3
 8002092:	d130      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	3b01      	subs	r3, #1
 80020a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d127      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d11f      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80020c0:	2a07      	cmp	r2, #7
 80020c2:	bf14      	ite	ne
 80020c4:	2201      	movne	r2, #1
 80020c6:	2200      	moveq	r2, #0
 80020c8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d113      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d8:	085b      	lsrs	r3, r3, #1
 80020da:	3b01      	subs	r3, #1
 80020dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020de:	429a      	cmp	r2, r3
 80020e0:	d109      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	085b      	lsrs	r3, r3, #1
 80020ee:	3b01      	subs	r3, #1
 80020f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d06e      	beq.n	80021d4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b0c      	cmp	r3, #12
 80020fa:	d069      	beq.n	80021d0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020fc:	4b53      	ldr	r3, [pc, #332]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002108:	4b50      	ldr	r3, [pc, #320]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0ad      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002118:	4b4c      	ldr	r3, [pc, #304]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a4b      	ldr	r2, [pc, #300]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800211e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002122:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002124:	f7ff f9a6 	bl	8001474 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212c:	f7ff f9a2 	bl	8001474 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e09a      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800213e:	4b43      	ldr	r3, [pc, #268]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800214a:	4b40      	ldr	r3, [pc, #256]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	4b40      	ldr	r3, [pc, #256]	@ (8002250 <HAL_RCC_OscConfig+0x784>)
 8002150:	4013      	ands	r3, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800215a:	3a01      	subs	r2, #1
 800215c:	0112      	lsls	r2, r2, #4
 800215e:	4311      	orrs	r1, r2
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002164:	0212      	lsls	r2, r2, #8
 8002166:	4311      	orrs	r1, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800216c:	0852      	lsrs	r2, r2, #1
 800216e:	3a01      	subs	r2, #1
 8002170:	0552      	lsls	r2, r2, #21
 8002172:	4311      	orrs	r1, r2
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002178:	0852      	lsrs	r2, r2, #1
 800217a:	3a01      	subs	r2, #1
 800217c:	0652      	lsls	r2, r2, #25
 800217e:	4311      	orrs	r1, r2
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002184:	0912      	lsrs	r2, r2, #4
 8002186:	0452      	lsls	r2, r2, #17
 8002188:	430a      	orrs	r2, r1
 800218a:	4930      	ldr	r1, [pc, #192]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800218c:	4313      	orrs	r3, r2
 800218e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002190:	4b2e      	ldr	r3, [pc, #184]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a2d      	ldr	r2, [pc, #180]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002196:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800219a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800219c:	4b2b      	ldr	r3, [pc, #172]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	4a2a      	ldr	r2, [pc, #168]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021a8:	f7ff f964 	bl	8001474 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7ff f960 	bl	8001474 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e058      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021c2:	4b22      	ldr	r3, [pc, #136]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021ce:	e050      	b.n	8002272 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e04f      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d4:	4b1d      	ldr	r3, [pc, #116]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d148      	bne.n	8002272 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021e0:	4b1a      	ldr	r3, [pc, #104]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a19      	ldr	r2, [pc, #100]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021ec:	4b17      	ldr	r3, [pc, #92]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a16      	ldr	r2, [pc, #88]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 80021f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021f8:	f7ff f93c 	bl	8001474 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002200:	f7ff f938 	bl	8001474 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e030      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002212:	4b0e      	ldr	r3, [pc, #56]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x734>
 800221e:	e028      	b.n	8002272 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	2b0c      	cmp	r3, #12
 8002224:	d023      	beq.n	800226e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002226:	4b09      	ldr	r3, [pc, #36]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a08      	ldr	r2, [pc, #32]	@ (800224c <HAL_RCC_OscConfig+0x780>)
 800222c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002230:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002232:	f7ff f91f 	bl	8001474 <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002238:	e00c      	b.n	8002254 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223a:	f7ff f91b 	bl	8001474 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d905      	bls.n	8002254 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e013      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
 800224c:	40021000 	.word	0x40021000
 8002250:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002254:	4b09      	ldr	r3, [pc, #36]	@ (800227c <HAL_RCC_OscConfig+0x7b0>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1ec      	bne.n	800223a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <HAL_RCC_OscConfig+0x7b0>)
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	4905      	ldr	r1, [pc, #20]	@ (800227c <HAL_RCC_OscConfig+0x7b0>)
 8002266:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_RCC_OscConfig+0x7b4>)
 8002268:	4013      	ands	r3, r2
 800226a:	60cb      	str	r3, [r1, #12]
 800226c:	e001      	b.n	8002272 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3720      	adds	r7, #32
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000
 8002280:	feeefffc 	.word	0xfeeefffc

08002284 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0e7      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002298:	4b75      	ldr	r3, [pc, #468]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d910      	bls.n	80022c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a6:	4b72      	ldr	r3, [pc, #456]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f023 0207 	bic.w	r2, r3, #7
 80022ae:	4970      	ldr	r1, [pc, #448]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b6:	4b6e      	ldr	r3, [pc, #440]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0cf      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d010      	beq.n	80022f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	4b66      	ldr	r3, [pc, #408]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d908      	bls.n	80022f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022e4:	4b63      	ldr	r3, [pc, #396]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	4960      	ldr	r1, [pc, #384]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d04c      	beq.n	800239c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800230a:	4b5a      	ldr	r3, [pc, #360]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d121      	bne.n	800235a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e0a6      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	2b02      	cmp	r3, #2
 8002320:	d107      	bne.n	8002332 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002322:	4b54      	ldr	r3, [pc, #336]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d115      	bne.n	800235a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e09a      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d107      	bne.n	800234a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800233a:	4b4e      	ldr	r3, [pc, #312]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d109      	bne.n	800235a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e08e      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800234a:	4b4a      	ldr	r3, [pc, #296]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e086      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800235a:	4b46      	ldr	r3, [pc, #280]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f023 0203 	bic.w	r2, r3, #3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	4943      	ldr	r1, [pc, #268]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800236c:	f7ff f882 	bl	8001474 <HAL_GetTick>
 8002370:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002372:	e00a      	b.n	800238a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002374:	f7ff f87e 	bl	8001474 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002382:	4293      	cmp	r3, r2
 8002384:	d901      	bls.n	800238a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e06e      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238a:	4b3a      	ldr	r3, [pc, #232]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 020c 	and.w	r2, r3, #12
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	429a      	cmp	r2, r3
 800239a:	d1eb      	bne.n	8002374 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d010      	beq.n	80023ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	4b31      	ldr	r3, [pc, #196]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d208      	bcs.n	80023ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	492b      	ldr	r1, [pc, #172]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023ca:	4b29      	ldr	r3, [pc, #164]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d210      	bcs.n	80023fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d8:	4b25      	ldr	r3, [pc, #148]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f023 0207 	bic.w	r2, r3, #7
 80023e0:	4923      	ldr	r1, [pc, #140]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e8:	4b21      	ldr	r3, [pc, #132]	@ (8002470 <HAL_RCC_ClockConfig+0x1ec>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e036      	b.n	8002468 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	2b00      	cmp	r3, #0
 8002404:	d008      	beq.n	8002418 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002406:	4b1b      	ldr	r3, [pc, #108]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	4918      	ldr	r1, [pc, #96]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002414:	4313      	orrs	r3, r2
 8002416:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	2b00      	cmp	r3, #0
 8002422:	d009      	beq.n	8002438 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	4910      	ldr	r1, [pc, #64]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002434:	4313      	orrs	r3, r2
 8002436:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002438:	f000 f824 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 800243c:	4602      	mov	r2, r0
 800243e:	4b0d      	ldr	r3, [pc, #52]	@ (8002474 <HAL_RCC_ClockConfig+0x1f0>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	091b      	lsrs	r3, r3, #4
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	490b      	ldr	r1, [pc, #44]	@ (8002478 <HAL_RCC_ClockConfig+0x1f4>)
 800244a:	5ccb      	ldrb	r3, [r1, r3]
 800244c:	f003 031f 	and.w	r3, r3, #31
 8002450:	fa22 f303 	lsr.w	r3, r2, r3
 8002454:	4a09      	ldr	r2, [pc, #36]	@ (800247c <HAL_RCC_ClockConfig+0x1f8>)
 8002456:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_RCC_ClockConfig+0x1fc>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe ffb9 	bl	80013d4 <HAL_InitTick>
 8002462:	4603      	mov	r3, r0
 8002464:	72fb      	strb	r3, [r7, #11]

  return status;
 8002466:	7afb      	ldrb	r3, [r7, #11]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40022000 	.word	0x40022000
 8002474:	40021000 	.word	0x40021000
 8002478:	08006668 	.word	0x08006668
 800247c:	20000004 	.word	0x20000004
 8002480:	20000008 	.word	0x20000008

08002484 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002484:	b480      	push	{r7}
 8002486:	b089      	sub	sp, #36	@ 0x24
 8002488:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
 800248e:	2300      	movs	r3, #0
 8002490:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002492:	4b3e      	ldr	r3, [pc, #248]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 030c 	and.w	r3, r3, #12
 800249a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800249c:	4b3b      	ldr	r3, [pc, #236]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x34>
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	2b0c      	cmp	r3, #12
 80024b0:	d121      	bne.n	80024f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d11e      	bne.n	80024f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80024b8:	4b34      	ldr	r3, [pc, #208]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0308 	and.w	r3, r3, #8
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80024c4:	4b31      	ldr	r3, [pc, #196]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 80024c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024ca:	0a1b      	lsrs	r3, r3, #8
 80024cc:	f003 030f 	and.w	r3, r3, #15
 80024d0:	61fb      	str	r3, [r7, #28]
 80024d2:	e005      	b.n	80024e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024d4:	4b2d      	ldr	r3, [pc, #180]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	091b      	lsrs	r3, r3, #4
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10d      	bne.n	800250c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024f4:	e00a      	b.n	800250c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d102      	bne.n	8002502 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024fc:	4b25      	ldr	r3, [pc, #148]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x110>)
 80024fe:	61bb      	str	r3, [r7, #24]
 8002500:	e004      	b.n	800250c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	2b08      	cmp	r3, #8
 8002506:	d101      	bne.n	800250c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002508:	4b23      	ldr	r3, [pc, #140]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x114>)
 800250a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	2b0c      	cmp	r3, #12
 8002510:	d134      	bne.n	800257c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002512:	4b1e      	ldr	r3, [pc, #120]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	2b02      	cmp	r3, #2
 8002520:	d003      	beq.n	800252a <HAL_RCC_GetSysClockFreq+0xa6>
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b03      	cmp	r3, #3
 8002526:	d003      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0xac>
 8002528:	e005      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800252a:	4b1a      	ldr	r3, [pc, #104]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x110>)
 800252c:	617b      	str	r3, [r7, #20]
      break;
 800252e:	e005      	b.n	800253c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002530:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x114>)
 8002532:	617b      	str	r3, [r7, #20]
      break;
 8002534:	e002      	b.n	800253c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	617b      	str	r3, [r7, #20]
      break;
 800253a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	091b      	lsrs	r3, r3, #4
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	3301      	adds	r3, #1
 8002548:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	0a1b      	lsrs	r3, r3, #8
 8002550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	fb03 f202 	mul.w	r2, r3, r2
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002560:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002562:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <HAL_RCC_GetSysClockFreq+0x108>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	0e5b      	lsrs	r3, r3, #25
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	3301      	adds	r3, #1
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	fbb2 f3f3 	udiv	r3, r2, r3
 800257a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800257c:	69bb      	ldr	r3, [r7, #24]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3724      	adds	r7, #36	@ 0x24
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40021000 	.word	0x40021000
 8002590:	08006678 	.word	0x08006678
 8002594:	00f42400 	.word	0x00f42400
 8002598:	007a1200 	.word	0x007a1200

0800259c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80025a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025b4:	f7ff fa26 	bl	8001a04 <HAL_PWREx_GetVoltageRange>
 80025b8:	6178      	str	r0, [r7, #20]
 80025ba:	e014      	b.n	80025e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025bc:	4b25      	ldr	r3, [pc, #148]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c0:	4a24      	ldr	r2, [pc, #144]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80025c8:	4b22      	ldr	r3, [pc, #136]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025d4:	f7ff fa16 	bl	8001a04 <HAL_PWREx_GetVoltageRange>
 80025d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025da:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025de:	4a1d      	ldr	r2, [pc, #116]	@ (8002654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025ec:	d10b      	bne.n	8002606 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b80      	cmp	r3, #128	@ 0x80
 80025f2:	d919      	bls.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80025f8:	d902      	bls.n	8002600 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025fa:	2302      	movs	r3, #2
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	e013      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002600:	2301      	movs	r3, #1
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	e010      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b80      	cmp	r3, #128	@ 0x80
 800260a:	d902      	bls.n	8002612 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800260c:	2303      	movs	r3, #3
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	e00a      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2b80      	cmp	r3, #128	@ 0x80
 8002616:	d102      	bne.n	800261e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002618:	2302      	movs	r3, #2
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	e004      	b.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b70      	cmp	r3, #112	@ 0x70
 8002622:	d101      	bne.n	8002628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002624:	2301      	movs	r3, #1
 8002626:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002628:	4b0b      	ldr	r3, [pc, #44]	@ (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f023 0207 	bic.w	r2, r3, #7
 8002630:	4909      	ldr	r1, [pc, #36]	@ (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002638:	4b07      	ldr	r3, [pc, #28]	@ (8002658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	429a      	cmp	r2, r3
 8002644:	d001      	beq.n	800264a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40021000 	.word	0x40021000
 8002658:	40022000 	.word	0x40022000

0800265c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e049      	b.n	8002702 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe fcd6 	bl	8001034 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3304      	adds	r3, #4
 8002698:	4619      	mov	r1, r3
 800269a:	4610      	mov	r0, r2
 800269c:	f000 fd1c 	bl	80030d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b01      	cmp	r3, #1
 800271e:	d001      	beq.n	8002724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e04f      	b.n	80027c4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a23      	ldr	r2, [pc, #140]	@ (80027d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d01d      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800274e:	d018      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a1f      	ldr	r2, [pc, #124]	@ (80027d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a1e      	ldr	r2, [pc, #120]	@ (80027d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d00e      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1c      	ldr	r2, [pc, #112]	@ (80027dc <HAL_TIM_Base_Start_IT+0xd0>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d009      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a1b      	ldr	r2, [pc, #108]	@ (80027e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d004      	beq.n	8002782 <HAL_TIM_Base_Start_IT+0x76>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a19      	ldr	r2, [pc, #100]	@ (80027e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d115      	bne.n	80027ae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800278a:	4013      	ands	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2b06      	cmp	r3, #6
 8002792:	d015      	beq.n	80027c0 <HAL_TIM_Base_Start_IT+0xb4>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800279a:	d011      	beq.n	80027c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027ac:	e008      	b.n	80027c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f042 0201 	orr.w	r2, r2, #1
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	e000      	b.n	80027c2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800
 80027dc:	40000c00 	.word	0x40000c00
 80027e0:	40013400 	.word	0x40013400
 80027e4:	40014000 	.word	0x40014000
 80027e8:	00010007 	.word	0x00010007

080027ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e049      	b.n	8002892 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f841 	bl	800289a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3304      	adds	r3, #4
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f000 fc54 	bl	80030d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d109      	bne.n	80028d4 <HAL_TIM_PWM_Start+0x24>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	bf14      	ite	ne
 80028cc:	2301      	movne	r3, #1
 80028ce:	2300      	moveq	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	e03c      	b.n	800294e <HAL_TIM_PWM_Start+0x9e>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	d109      	bne.n	80028ee <HAL_TIM_PWM_Start+0x3e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	bf14      	ite	ne
 80028e6:	2301      	movne	r3, #1
 80028e8:	2300      	moveq	r3, #0
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	e02f      	b.n	800294e <HAL_TIM_PWM_Start+0x9e>
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d109      	bne.n	8002908 <HAL_TIM_PWM_Start+0x58>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	bf14      	ite	ne
 8002900:	2301      	movne	r3, #1
 8002902:	2300      	moveq	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	e022      	b.n	800294e <HAL_TIM_PWM_Start+0x9e>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	2b0c      	cmp	r3, #12
 800290c:	d109      	bne.n	8002922 <HAL_TIM_PWM_Start+0x72>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b01      	cmp	r3, #1
 8002918:	bf14      	ite	ne
 800291a:	2301      	movne	r3, #1
 800291c:	2300      	moveq	r3, #0
 800291e:	b2db      	uxtb	r3, r3
 8002920:	e015      	b.n	800294e <HAL_TIM_PWM_Start+0x9e>
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	2b10      	cmp	r3, #16
 8002926:	d109      	bne.n	800293c <HAL_TIM_PWM_Start+0x8c>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b01      	cmp	r3, #1
 8002932:	bf14      	ite	ne
 8002934:	2301      	movne	r3, #1
 8002936:	2300      	moveq	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	e008      	b.n	800294e <HAL_TIM_PWM_Start+0x9e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	bf14      	ite	ne
 8002948:	2301      	movne	r3, #1
 800294a:	2300      	moveq	r3, #0
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e09c      	b.n	8002a90 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d104      	bne.n	8002966 <HAL_TIM_PWM_Start+0xb6>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2202      	movs	r2, #2
 8002960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002964:	e023      	b.n	80029ae <HAL_TIM_PWM_Start+0xfe>
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b04      	cmp	r3, #4
 800296a:	d104      	bne.n	8002976 <HAL_TIM_PWM_Start+0xc6>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002974:	e01b      	b.n	80029ae <HAL_TIM_PWM_Start+0xfe>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	2b08      	cmp	r3, #8
 800297a:	d104      	bne.n	8002986 <HAL_TIM_PWM_Start+0xd6>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2202      	movs	r2, #2
 8002980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002984:	e013      	b.n	80029ae <HAL_TIM_PWM_Start+0xfe>
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2b0c      	cmp	r3, #12
 800298a:	d104      	bne.n	8002996 <HAL_TIM_PWM_Start+0xe6>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2202      	movs	r2, #2
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002994:	e00b      	b.n	80029ae <HAL_TIM_PWM_Start+0xfe>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	2b10      	cmp	r3, #16
 800299a:	d104      	bne.n	80029a6 <HAL_TIM_PWM_Start+0xf6>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2202      	movs	r2, #2
 80029a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029a4:	e003      	b.n	80029ae <HAL_TIM_PWM_Start+0xfe>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2202      	movs	r2, #2
 80029aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2201      	movs	r2, #1
 80029b4:	6839      	ldr	r1, [r7, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 ffa4 	bl	8003904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a35      	ldr	r2, [pc, #212]	@ (8002a98 <HAL_TIM_PWM_Start+0x1e8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d013      	beq.n	80029ee <HAL_TIM_PWM_Start+0x13e>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a34      	ldr	r2, [pc, #208]	@ (8002a9c <HAL_TIM_PWM_Start+0x1ec>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d00e      	beq.n	80029ee <HAL_TIM_PWM_Start+0x13e>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a32      	ldr	r2, [pc, #200]	@ (8002aa0 <HAL_TIM_PWM_Start+0x1f0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d009      	beq.n	80029ee <HAL_TIM_PWM_Start+0x13e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a31      	ldr	r2, [pc, #196]	@ (8002aa4 <HAL_TIM_PWM_Start+0x1f4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d004      	beq.n	80029ee <HAL_TIM_PWM_Start+0x13e>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a2f      	ldr	r2, [pc, #188]	@ (8002aa8 <HAL_TIM_PWM_Start+0x1f8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_TIM_PWM_Start+0x142>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_TIM_PWM_Start+0x144>
 80029f2:	2300      	movs	r3, #0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d007      	beq.n	8002a08 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a06:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a22      	ldr	r2, [pc, #136]	@ (8002a98 <HAL_TIM_PWM_Start+0x1e8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d01d      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a1a:	d018      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a22      	ldr	r2, [pc, #136]	@ (8002aac <HAL_TIM_PWM_Start+0x1fc>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a21      	ldr	r2, [pc, #132]	@ (8002ab0 <HAL_TIM_PWM_Start+0x200>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d00e      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab4 <HAL_TIM_PWM_Start+0x204>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d009      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a17      	ldr	r2, [pc, #92]	@ (8002a9c <HAL_TIM_PWM_Start+0x1ec>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d004      	beq.n	8002a4e <HAL_TIM_PWM_Start+0x19e>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a15      	ldr	r2, [pc, #84]	@ (8002aa0 <HAL_TIM_PWM_Start+0x1f0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d115      	bne.n	8002a7a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	4b18      	ldr	r3, [pc, #96]	@ (8002ab8 <HAL_TIM_PWM_Start+0x208>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b06      	cmp	r3, #6
 8002a5e:	d015      	beq.n	8002a8c <HAL_TIM_PWM_Start+0x1dc>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a66:	d011      	beq.n	8002a8c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0201 	orr.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a78:	e008      	b.n	8002a8c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0201 	orr.w	r2, r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e000      	b.n	8002a8e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40012c00 	.word	0x40012c00
 8002a9c:	40013400 	.word	0x40013400
 8002aa0:	40014000 	.word	0x40014000
 8002aa4:	40014400 	.word	0x40014400
 8002aa8:	40014800 	.word	0x40014800
 8002aac:	40000400 	.word	0x40000400
 8002ab0:	40000800 	.word	0x40000800
 8002ab4:	40000c00 	.word	0x40000c00
 8002ab8:	00010007 	.word	0x00010007

08002abc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d020      	beq.n	8002b20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01b      	beq.n	8002b20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f06f 0202 	mvn.w	r2, #2
 8002af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 fac7 	bl	800309a <HAL_TIM_IC_CaptureCallback>
 8002b0c:	e005      	b.n	8002b1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 fab9 	bl	8003086 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 faca 	bl	80030ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d020      	beq.n	8002b6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f003 0304 	and.w	r3, r3, #4
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d01b      	beq.n	8002b6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f06f 0204 	mvn.w	r2, #4
 8002b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2202      	movs	r2, #2
 8002b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 faa1 	bl	800309a <HAL_TIM_IC_CaptureCallback>
 8002b58:	e005      	b.n	8002b66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 fa93 	bl	8003086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 faa4 	bl	80030ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d020      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d01b      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f06f 0208 	mvn.w	r2, #8
 8002b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fa7b 	bl	800309a <HAL_TIM_IC_CaptureCallback>
 8002ba4:	e005      	b.n	8002bb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fa6d 	bl	8003086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 fa7e 	bl	80030ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f003 0310 	and.w	r3, r3, #16
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d020      	beq.n	8002c04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f003 0310 	and.w	r3, r3, #16
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d01b      	beq.n	8002c04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0210 	mvn.w	r2, #16
 8002bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2208      	movs	r2, #8
 8002bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 fa55 	bl	800309a <HAL_TIM_IC_CaptureCallback>
 8002bf0:	e005      	b.n	8002bfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fa47 	bl	8003086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fa58 	bl	80030ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00c      	beq.n	8002c28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d007      	beq.n	8002c28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f06f 0201 	mvn.w	r2, #1
 8002c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fd ffc0 	bl	8000ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d104      	bne.n	8002c3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00c      	beq.n	8002c56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d007      	beq.n	8002c56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f001 f847 	bl	8003ce4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00c      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f001 f83f 	bl	8003cf8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00c      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fa12 	bl	80030c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00c      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 0320 	and.w	r3, r3, #32
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d007      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f06f 0220 	mvn.w	r2, #32
 8002cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f001 f807 	bl	8003cd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
	...

08002ccc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e0ff      	b.n	8002eea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b14      	cmp	r3, #20
 8002cf6:	f200 80f0 	bhi.w	8002eda <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8002d00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d00:	08002d55 	.word	0x08002d55
 8002d04:	08002edb 	.word	0x08002edb
 8002d08:	08002edb 	.word	0x08002edb
 8002d0c:	08002edb 	.word	0x08002edb
 8002d10:	08002d95 	.word	0x08002d95
 8002d14:	08002edb 	.word	0x08002edb
 8002d18:	08002edb 	.word	0x08002edb
 8002d1c:	08002edb 	.word	0x08002edb
 8002d20:	08002dd7 	.word	0x08002dd7
 8002d24:	08002edb 	.word	0x08002edb
 8002d28:	08002edb 	.word	0x08002edb
 8002d2c:	08002edb 	.word	0x08002edb
 8002d30:	08002e17 	.word	0x08002e17
 8002d34:	08002edb 	.word	0x08002edb
 8002d38:	08002edb 	.word	0x08002edb
 8002d3c:	08002edb 	.word	0x08002edb
 8002d40:	08002e59 	.word	0x08002e59
 8002d44:	08002edb 	.word	0x08002edb
 8002d48:	08002edb 	.word	0x08002edb
 8002d4c:	08002edb 	.word	0x08002edb
 8002d50:	08002e99 	.word	0x08002e99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 fa62 	bl	8003224 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699a      	ldr	r2, [r3, #24]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0208 	orr.w	r2, r2, #8
 8002d6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0204 	bic.w	r2, r2, #4
 8002d7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6999      	ldr	r1, [r3, #24]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	619a      	str	r2, [r3, #24]
      break;
 8002d92:	e0a5      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fad2 	bl	8003344 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	699a      	ldr	r2, [r3, #24]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6999      	ldr	r1, [r3, #24]
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	021a      	lsls	r2, r3, #8
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	619a      	str	r2, [r3, #24]
      break;
 8002dd4:	e084      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 fb3b 	bl	8003458 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	69da      	ldr	r2, [r3, #28]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0208 	orr.w	r2, r2, #8
 8002df0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	69da      	ldr	r2, [r3, #28]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0204 	bic.w	r2, r2, #4
 8002e00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	69d9      	ldr	r1, [r3, #28]
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	61da      	str	r2, [r3, #28]
      break;
 8002e14:	e064      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68b9      	ldr	r1, [r7, #8]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 fba3 	bl	8003568 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	69da      	ldr	r2, [r3, #28]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	69da      	ldr	r2, [r3, #28]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69d9      	ldr	r1, [r3, #28]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	021a      	lsls	r2, r3, #8
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	61da      	str	r2, [r3, #28]
      break;
 8002e56:	e043      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fbec 	bl	800363c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0208 	orr.w	r2, r2, #8
 8002e72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0204 	bic.w	r2, r2, #4
 8002e82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	691a      	ldr	r2, [r3, #16]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002e96:	e023      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fc30 	bl	8003704 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eb2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ec2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	021a      	lsls	r2, r3, #8
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002ed8:	e002      	b.n	8002ee0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	75fb      	strb	r3, [r7, #23]
      break;
 8002ede:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop

08002ef4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_TIM_ConfigClockSource+0x1c>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e0b6      	b.n	800307e <HAL_TIM_ConfigClockSource+0x18a>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002f32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f4c:	d03e      	beq.n	8002fcc <HAL_TIM_ConfigClockSource+0xd8>
 8002f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f52:	f200 8087 	bhi.w	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f5a:	f000 8086 	beq.w	800306a <HAL_TIM_ConfigClockSource+0x176>
 8002f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f62:	d87f      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f64:	2b70      	cmp	r3, #112	@ 0x70
 8002f66:	d01a      	beq.n	8002f9e <HAL_TIM_ConfigClockSource+0xaa>
 8002f68:	2b70      	cmp	r3, #112	@ 0x70
 8002f6a:	d87b      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f6c:	2b60      	cmp	r3, #96	@ 0x60
 8002f6e:	d050      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0x11e>
 8002f70:	2b60      	cmp	r3, #96	@ 0x60
 8002f72:	d877      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f74:	2b50      	cmp	r3, #80	@ 0x50
 8002f76:	d03c      	beq.n	8002ff2 <HAL_TIM_ConfigClockSource+0xfe>
 8002f78:	2b50      	cmp	r3, #80	@ 0x50
 8002f7a:	d873      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f7c:	2b40      	cmp	r3, #64	@ 0x40
 8002f7e:	d058      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x13e>
 8002f80:	2b40      	cmp	r3, #64	@ 0x40
 8002f82:	d86f      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f84:	2b30      	cmp	r3, #48	@ 0x30
 8002f86:	d064      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x15e>
 8002f88:	2b30      	cmp	r3, #48	@ 0x30
 8002f8a:	d86b      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f8c:	2b20      	cmp	r3, #32
 8002f8e:	d060      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x15e>
 8002f90:	2b20      	cmp	r3, #32
 8002f92:	d867      	bhi.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d05c      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x15e>
 8002f98:	2b10      	cmp	r3, #16
 8002f9a:	d05a      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x15e>
 8002f9c:	e062      	b.n	8003064 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fae:	f000 fc89 	bl	80038c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002fc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	609a      	str	r2, [r3, #8]
      break;
 8002fca:	e04f      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fdc:	f000 fc72 	bl	80038c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fee:	609a      	str	r2, [r3, #8]
      break;
 8002ff0:	e03c      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffe:	461a      	mov	r2, r3
 8003000:	f000 fbe6 	bl	80037d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2150      	movs	r1, #80	@ 0x50
 800300a:	4618      	mov	r0, r3
 800300c:	f000 fc3f 	bl	800388e <TIM_ITRx_SetConfig>
      break;
 8003010:	e02c      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800301e:	461a      	mov	r2, r3
 8003020:	f000 fc05 	bl	800382e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2160      	movs	r1, #96	@ 0x60
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fc2f 	bl	800388e <TIM_ITRx_SetConfig>
      break;
 8003030:	e01c      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800303e:	461a      	mov	r2, r3
 8003040:	f000 fbc6 	bl	80037d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2140      	movs	r1, #64	@ 0x40
 800304a:	4618      	mov	r0, r3
 800304c:	f000 fc1f 	bl	800388e <TIM_ITRx_SetConfig>
      break;
 8003050:	e00c      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4619      	mov	r1, r3
 800305c:	4610      	mov	r0, r2
 800305e:	f000 fc16 	bl	800388e <TIM_ITRx_SetConfig>
      break;
 8003062:	e003      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
      break;
 8003068:	e000      	b.n	800306c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800306a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800307c:	7bfb      	ldrb	r3, [r7, #15]
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003086:	b480      	push	{r7}
 8003088:	b083      	sub	sp, #12
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800308e:	bf00      	nop
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr

0800309a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800309a:	b480      	push	{r7}
 800309c:	b083      	sub	sp, #12
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030a2:	bf00      	nop
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b083      	sub	sp, #12
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ca:	bf00      	nop
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
	...

080030d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a46      	ldr	r2, [pc, #280]	@ (8003204 <TIM_Base_SetConfig+0x12c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030f6:	d00f      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a43      	ldr	r2, [pc, #268]	@ (8003208 <TIM_Base_SetConfig+0x130>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d00b      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a42      	ldr	r2, [pc, #264]	@ (800320c <TIM_Base_SetConfig+0x134>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d007      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a41      	ldr	r2, [pc, #260]	@ (8003210 <TIM_Base_SetConfig+0x138>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d003      	beq.n	8003118 <TIM_Base_SetConfig+0x40>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a40      	ldr	r2, [pc, #256]	@ (8003214 <TIM_Base_SetConfig+0x13c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d108      	bne.n	800312a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800311e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a35      	ldr	r2, [pc, #212]	@ (8003204 <TIM_Base_SetConfig+0x12c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d01f      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003138:	d01b      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a32      	ldr	r2, [pc, #200]	@ (8003208 <TIM_Base_SetConfig+0x130>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d017      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a31      	ldr	r2, [pc, #196]	@ (800320c <TIM_Base_SetConfig+0x134>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d013      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a30      	ldr	r2, [pc, #192]	@ (8003210 <TIM_Base_SetConfig+0x138>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00f      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a2f      	ldr	r2, [pc, #188]	@ (8003214 <TIM_Base_SetConfig+0x13c>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00b      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a2e      	ldr	r2, [pc, #184]	@ (8003218 <TIM_Base_SetConfig+0x140>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a2d      	ldr	r2, [pc, #180]	@ (800321c <TIM_Base_SetConfig+0x144>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d003      	beq.n	8003172 <TIM_Base_SetConfig+0x9a>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a2c      	ldr	r2, [pc, #176]	@ (8003220 <TIM_Base_SetConfig+0x148>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d108      	bne.n	8003184 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	4313      	orrs	r3, r2
 8003182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a16      	ldr	r2, [pc, #88]	@ (8003204 <TIM_Base_SetConfig+0x12c>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d00f      	beq.n	80031d0 <TIM_Base_SetConfig+0xf8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a18      	ldr	r2, [pc, #96]	@ (8003214 <TIM_Base_SetConfig+0x13c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d00b      	beq.n	80031d0 <TIM_Base_SetConfig+0xf8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a17      	ldr	r2, [pc, #92]	@ (8003218 <TIM_Base_SetConfig+0x140>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d007      	beq.n	80031d0 <TIM_Base_SetConfig+0xf8>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a16      	ldr	r2, [pc, #88]	@ (800321c <TIM_Base_SetConfig+0x144>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d003      	beq.n	80031d0 <TIM_Base_SetConfig+0xf8>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a15      	ldr	r2, [pc, #84]	@ (8003220 <TIM_Base_SetConfig+0x148>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d103      	bne.n	80031d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d105      	bne.n	80031f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f023 0201 	bic.w	r2, r3, #1
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	611a      	str	r2, [r3, #16]
  }
}
 80031f6:	bf00      	nop
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	40012c00 	.word	0x40012c00
 8003208:	40000400 	.word	0x40000400
 800320c:	40000800 	.word	0x40000800
 8003210:	40000c00 	.word	0x40000c00
 8003214:	40013400 	.word	0x40013400
 8003218:	40014000 	.word	0x40014000
 800321c:	40014400 	.word	0x40014400
 8003220:	40014800 	.word	0x40014800

08003224 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003224:	b480      	push	{r7}
 8003226:	b087      	sub	sp, #28
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f023 0201 	bic.w	r2, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0303 	bic.w	r3, r3, #3
 800325e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	4313      	orrs	r3, r2
 8003268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f023 0302 	bic.w	r3, r3, #2
 8003270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	4313      	orrs	r3, r2
 800327a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a2c      	ldr	r2, [pc, #176]	@ (8003330 <TIM_OC1_SetConfig+0x10c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00f      	beq.n	80032a4 <TIM_OC1_SetConfig+0x80>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a2b      	ldr	r2, [pc, #172]	@ (8003334 <TIM_OC1_SetConfig+0x110>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d00b      	beq.n	80032a4 <TIM_OC1_SetConfig+0x80>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a2a      	ldr	r2, [pc, #168]	@ (8003338 <TIM_OC1_SetConfig+0x114>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d007      	beq.n	80032a4 <TIM_OC1_SetConfig+0x80>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a29      	ldr	r2, [pc, #164]	@ (800333c <TIM_OC1_SetConfig+0x118>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d003      	beq.n	80032a4 <TIM_OC1_SetConfig+0x80>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a28      	ldr	r2, [pc, #160]	@ (8003340 <TIM_OC1_SetConfig+0x11c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d10c      	bne.n	80032be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f023 0308 	bic.w	r3, r3, #8
 80032aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f023 0304 	bic.w	r3, r3, #4
 80032bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003330 <TIM_OC1_SetConfig+0x10c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d00f      	beq.n	80032e6 <TIM_OC1_SetConfig+0xc2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a1a      	ldr	r2, [pc, #104]	@ (8003334 <TIM_OC1_SetConfig+0x110>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d00b      	beq.n	80032e6 <TIM_OC1_SetConfig+0xc2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a19      	ldr	r2, [pc, #100]	@ (8003338 <TIM_OC1_SetConfig+0x114>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d007      	beq.n	80032e6 <TIM_OC1_SetConfig+0xc2>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a18      	ldr	r2, [pc, #96]	@ (800333c <TIM_OC1_SetConfig+0x118>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d003      	beq.n	80032e6 <TIM_OC1_SetConfig+0xc2>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a17      	ldr	r2, [pc, #92]	@ (8003340 <TIM_OC1_SetConfig+0x11c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d111      	bne.n	800330a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	621a      	str	r2, [r3, #32]
}
 8003324:	bf00      	nop
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40012c00 	.word	0x40012c00
 8003334:	40013400 	.word	0x40013400
 8003338:	40014000 	.word	0x40014000
 800333c:	40014400 	.word	0x40014400
 8003340:	40014800 	.word	0x40014800

08003344 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 0210 	bic.w	r2, r3, #16
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	021b      	lsls	r3, r3, #8
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	4313      	orrs	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f023 0320 	bic.w	r3, r3, #32
 8003392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	4313      	orrs	r3, r2
 800339e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a28      	ldr	r2, [pc, #160]	@ (8003444 <TIM_OC2_SetConfig+0x100>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d003      	beq.n	80033b0 <TIM_OC2_SetConfig+0x6c>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a27      	ldr	r2, [pc, #156]	@ (8003448 <TIM_OC2_SetConfig+0x104>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d10d      	bne.n	80033cc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	011b      	lsls	r3, r3, #4
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003444 <TIM_OC2_SetConfig+0x100>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d00f      	beq.n	80033f4 <TIM_OC2_SetConfig+0xb0>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003448 <TIM_OC2_SetConfig+0x104>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d00b      	beq.n	80033f4 <TIM_OC2_SetConfig+0xb0>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a1b      	ldr	r2, [pc, #108]	@ (800344c <TIM_OC2_SetConfig+0x108>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d007      	beq.n	80033f4 <TIM_OC2_SetConfig+0xb0>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003450 <TIM_OC2_SetConfig+0x10c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d003      	beq.n	80033f4 <TIM_OC2_SetConfig+0xb0>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a19      	ldr	r2, [pc, #100]	@ (8003454 <TIM_OC2_SetConfig+0x110>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d113      	bne.n	800341c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003402:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	621a      	str	r2, [r3, #32]
}
 8003436:	bf00      	nop
 8003438:	371c      	adds	r7, #28
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40012c00 	.word	0x40012c00
 8003448:	40013400 	.word	0x40013400
 800344c:	40014000 	.word	0x40014000
 8003450:	40014400 	.word	0x40014400
 8003454:	40014800 	.word	0x40014800

08003458 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800348a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 0303 	bic.w	r3, r3, #3
 8003492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80034a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a27      	ldr	r2, [pc, #156]	@ (8003554 <TIM_OC3_SetConfig+0xfc>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d003      	beq.n	80034c2 <TIM_OC3_SetConfig+0x6a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a26      	ldr	r2, [pc, #152]	@ (8003558 <TIM_OC3_SetConfig+0x100>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10d      	bne.n	80034de <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003554 <TIM_OC3_SetConfig+0xfc>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00f      	beq.n	8003506 <TIM_OC3_SetConfig+0xae>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003558 <TIM_OC3_SetConfig+0x100>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d00b      	beq.n	8003506 <TIM_OC3_SetConfig+0xae>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a1a      	ldr	r2, [pc, #104]	@ (800355c <TIM_OC3_SetConfig+0x104>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d007      	beq.n	8003506 <TIM_OC3_SetConfig+0xae>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a19      	ldr	r2, [pc, #100]	@ (8003560 <TIM_OC3_SetConfig+0x108>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d003      	beq.n	8003506 <TIM_OC3_SetConfig+0xae>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a18      	ldr	r2, [pc, #96]	@ (8003564 <TIM_OC3_SetConfig+0x10c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d113      	bne.n	800352e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800350c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	011b      	lsls	r3, r3, #4
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	4313      	orrs	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	621a      	str	r2, [r3, #32]
}
 8003548:	bf00      	nop
 800354a:	371c      	adds	r7, #28
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	40012c00 	.word	0x40012c00
 8003558:	40013400 	.word	0x40013400
 800355c:	40014000 	.word	0x40014000
 8003560:	40014400 	.word	0x40014400
 8003564:	40014800 	.word	0x40014800

08003568 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800359a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	021b      	lsls	r3, r3, #8
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	031b      	lsls	r3, r3, #12
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a18      	ldr	r2, [pc, #96]	@ (8003628 <TIM_OC4_SetConfig+0xc0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d00f      	beq.n	80035ec <TIM_OC4_SetConfig+0x84>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a17      	ldr	r2, [pc, #92]	@ (800362c <TIM_OC4_SetConfig+0xc4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d00b      	beq.n	80035ec <TIM_OC4_SetConfig+0x84>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a16      	ldr	r2, [pc, #88]	@ (8003630 <TIM_OC4_SetConfig+0xc8>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d007      	beq.n	80035ec <TIM_OC4_SetConfig+0x84>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <TIM_OC4_SetConfig+0xcc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d003      	beq.n	80035ec <TIM_OC4_SetConfig+0x84>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4a14      	ldr	r2, [pc, #80]	@ (8003638 <TIM_OC4_SetConfig+0xd0>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d109      	bne.n	8003600 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	019b      	lsls	r3, r3, #6
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	621a      	str	r2, [r3, #32]
}
 800361a:	bf00      	nop
 800361c:	371c      	adds	r7, #28
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40012c00 	.word	0x40012c00
 800362c:	40013400 	.word	0x40013400
 8003630:	40014000 	.word	0x40014000
 8003634:	40014400 	.word	0x40014400
 8003638:	40014800 	.word	0x40014800

0800363c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800366a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800366e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4313      	orrs	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003680:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	041b      	lsls	r3, r3, #16
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a17      	ldr	r2, [pc, #92]	@ (80036f0 <TIM_OC5_SetConfig+0xb4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d00f      	beq.n	80036b6 <TIM_OC5_SetConfig+0x7a>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <TIM_OC5_SetConfig+0xb8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00b      	beq.n	80036b6 <TIM_OC5_SetConfig+0x7a>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a15      	ldr	r2, [pc, #84]	@ (80036f8 <TIM_OC5_SetConfig+0xbc>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d007      	beq.n	80036b6 <TIM_OC5_SetConfig+0x7a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a14      	ldr	r2, [pc, #80]	@ (80036fc <TIM_OC5_SetConfig+0xc0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d003      	beq.n	80036b6 <TIM_OC5_SetConfig+0x7a>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a13      	ldr	r2, [pc, #76]	@ (8003700 <TIM_OC5_SetConfig+0xc4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d109      	bne.n	80036ca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	021b      	lsls	r3, r3, #8
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	621a      	str	r2, [r3, #32]
}
 80036e4:	bf00      	nop
 80036e6:	371c      	adds	r7, #28
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	40012c00 	.word	0x40012c00
 80036f4:	40013400 	.word	0x40013400
 80036f8:	40014000 	.word	0x40014000
 80036fc:	40014400 	.word	0x40014400
 8003700:	40014800 	.word	0x40014800

08003704 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003704:	b480      	push	{r7}
 8003706:	b087      	sub	sp, #28
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800374a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	051b      	lsls	r3, r3, #20
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a18      	ldr	r2, [pc, #96]	@ (80037bc <TIM_OC6_SetConfig+0xb8>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d00f      	beq.n	8003780 <TIM_OC6_SetConfig+0x7c>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a17      	ldr	r2, [pc, #92]	@ (80037c0 <TIM_OC6_SetConfig+0xbc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d00b      	beq.n	8003780 <TIM_OC6_SetConfig+0x7c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a16      	ldr	r2, [pc, #88]	@ (80037c4 <TIM_OC6_SetConfig+0xc0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d007      	beq.n	8003780 <TIM_OC6_SetConfig+0x7c>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a15      	ldr	r2, [pc, #84]	@ (80037c8 <TIM_OC6_SetConfig+0xc4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d003      	beq.n	8003780 <TIM_OC6_SetConfig+0x7c>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a14      	ldr	r2, [pc, #80]	@ (80037cc <TIM_OC6_SetConfig+0xc8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d109      	bne.n	8003794 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003786:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	029b      	lsls	r3, r3, #10
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	4313      	orrs	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	621a      	str	r2, [r3, #32]
}
 80037ae:	bf00      	nop
 80037b0:	371c      	adds	r7, #28
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40013400 	.word	0x40013400
 80037c4:	40014000 	.word	0x40014000
 80037c8:	40014400 	.word	0x40014400
 80037cc:	40014800 	.word	0x40014800

080037d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	f023 0201 	bic.w	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4313      	orrs	r3, r2
 8003804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f023 030a 	bic.w	r3, r3, #10
 800380c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	621a      	str	r2, [r3, #32]
}
 8003822:	bf00      	nop
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800382e:	b480      	push	{r7}
 8003830:	b087      	sub	sp, #28
 8003832:	af00      	add	r7, sp, #0
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f023 0210 	bic.w	r2, r3, #16
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003858:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	031b      	lsls	r3, r3, #12
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800386a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	011b      	lsls	r3, r3, #4
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	621a      	str	r2, [r3, #32]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr

0800388e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800388e:	b480      	push	{r7}
 8003890:	b085      	sub	sp, #20
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
 8003896:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	f043 0307 	orr.w	r3, r3, #7
 80038b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	609a      	str	r2, [r3, #8]
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
 80038d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	021a      	lsls	r2, r3, #8
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	431a      	orrs	r2, r3
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	609a      	str	r2, [r3, #8]
}
 80038f8:	bf00      	nop
 80038fa:	371c      	adds	r7, #28
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003904:	b480      	push	{r7}
 8003906:	b087      	sub	sp, #28
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 031f 	and.w	r3, r3, #31
 8003916:	2201      	movs	r2, #1
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a1a      	ldr	r2, [r3, #32]
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	43db      	mvns	r3, r3
 8003926:	401a      	ands	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a1a      	ldr	r2, [r3, #32]
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f003 031f 	and.w	r3, r3, #31
 8003936:	6879      	ldr	r1, [r7, #4]
 8003938:	fa01 f303 	lsl.w	r3, r1, r3
 800393c:	431a      	orrs	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	621a      	str	r2, [r3, #32]
}
 8003942:	bf00      	nop
 8003944:	371c      	adds	r7, #28
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <HAL_TIMEx_PWMN_Start+0x24>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf14      	ite	ne
 800396c:	2301      	movne	r3, #1
 800396e:	2300      	moveq	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e022      	b.n	80039ba <HAL_TIMEx_PWMN_Start+0x6a>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b04      	cmp	r3, #4
 8003978:	d109      	bne.n	800398e <HAL_TIMEx_PWMN_Start+0x3e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e015      	b.n	80039ba <HAL_TIMEx_PWMN_Start+0x6a>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d109      	bne.n	80039a8 <HAL_TIMEx_PWMN_Start+0x58>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e008      	b.n	80039ba <HAL_TIMEx_PWMN_Start+0x6a>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	bf14      	ite	ne
 80039b4:	2301      	movne	r3, #1
 80039b6:	2300      	moveq	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06e      	b.n	8003aa0 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d104      	bne.n	80039d2 <HAL_TIMEx_PWMN_Start+0x82>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039d0:	e013      	b.n	80039fa <HAL_TIMEx_PWMN_Start+0xaa>
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d104      	bne.n	80039e2 <HAL_TIMEx_PWMN_Start+0x92>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039e0:	e00b      	b.n	80039fa <HAL_TIMEx_PWMN_Start+0xaa>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d104      	bne.n	80039f2 <HAL_TIMEx_PWMN_Start+0xa2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039f0:	e003      	b.n	80039fa <HAL_TIMEx_PWMN_Start+0xaa>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2204      	movs	r2, #4
 8003a00:	6839      	ldr	r1, [r7, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 f982 	bl	8003d0c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a16:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a22      	ldr	r2, [pc, #136]	@ (8003aa8 <HAL_TIMEx_PWMN_Start+0x158>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d01d      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2a:	d018      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1e      	ldr	r2, [pc, #120]	@ (8003aac <HAL_TIMEx_PWMN_Start+0x15c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ab0 <HAL_TIMEx_PWMN_Start+0x160>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d00e      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1b      	ldr	r2, [pc, #108]	@ (8003ab4 <HAL_TIMEx_PWMN_Start+0x164>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d009      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab8 <HAL_TIMEx_PWMN_Start+0x168>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d004      	beq.n	8003a5e <HAL_TIMEx_PWMN_Start+0x10e>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a18      	ldr	r2, [pc, #96]	@ (8003abc <HAL_TIMEx_PWMN_Start+0x16c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d115      	bne.n	8003a8a <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	4b16      	ldr	r3, [pc, #88]	@ (8003ac0 <HAL_TIMEx_PWMN_Start+0x170>)
 8003a66:	4013      	ands	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b06      	cmp	r3, #6
 8003a6e:	d015      	beq.n	8003a9c <HAL_TIMEx_PWMN_Start+0x14c>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a76:	d011      	beq.n	8003a9c <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0201 	orr.w	r2, r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a88:	e008      	b.n	8003a9c <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	e000      	b.n	8003a9e <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40000400 	.word	0x40000400
 8003ab0:	40000800 	.word	0x40000800
 8003ab4:	40000c00 	.word	0x40000c00
 8003ab8:	40013400 	.word	0x40013400
 8003abc:	40014000 	.word	0x40014000
 8003ac0:	00010007 	.word	0x00010007

08003ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e068      	b.n	8003bae <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a2e      	ldr	r2, [pc, #184]	@ (8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d004      	beq.n	8003b10 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d108      	bne.n	8003b22 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003b16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a1e      	ldr	r2, [pc, #120]	@ (8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d01d      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b4e:	d018      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d013      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d00e      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a18      	ldr	r2, [pc, #96]	@ (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d009      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a13      	ldr	r2, [pc, #76]	@ (8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d004      	beq.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a14      	ldr	r2, [pc, #80]	@ (8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d10c      	bne.n	8003b9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3714      	adds	r7, #20
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40012c00 	.word	0x40012c00
 8003bc0:	40013400 	.word	0x40013400
 8003bc4:	40000400 	.word	0x40000400
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	40000c00 	.word	0x40000c00
 8003bd0:	40014000 	.word	0x40014000

08003bd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bec:	2302      	movs	r3, #2
 8003bee:	e065      	b.n	8003cbc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	4313      	orrs	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	041b      	lsls	r3, r3, #16
 8003c66:	4313      	orrs	r3, r2
 8003c68:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a16      	ldr	r2, [pc, #88]	@ (8003cc8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d004      	beq.n	8003c7e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a14      	ldr	r2, [pc, #80]	@ (8003ccc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d115      	bne.n	8003caa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	051b      	lsls	r3, r3, #20
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	40012c00 	.word	0x40012c00
 8003ccc:	40013400 	.word	0x40013400

08003cd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	2204      	movs	r2, #4
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a1a      	ldr	r2, [r3, #32]
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	401a      	ands	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a1a      	ldr	r2, [r3, #32]
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	fa01 f303 	lsl.w	r3, r1, r3
 8003d44:	431a      	orrs	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	621a      	str	r2, [r3, #32]
}
 8003d4a:	bf00      	nop
 8003d4c:	371c      	adds	r7, #28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <__cvt>:
 8003d56:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d5a:	ec57 6b10 	vmov	r6, r7, d0
 8003d5e:	2f00      	cmp	r7, #0
 8003d60:	460c      	mov	r4, r1
 8003d62:	4619      	mov	r1, r3
 8003d64:	463b      	mov	r3, r7
 8003d66:	bfbb      	ittet	lt
 8003d68:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003d6c:	461f      	movlt	r7, r3
 8003d6e:	2300      	movge	r3, #0
 8003d70:	232d      	movlt	r3, #45	@ 0x2d
 8003d72:	700b      	strb	r3, [r1, #0]
 8003d74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d76:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003d7a:	4691      	mov	r9, r2
 8003d7c:	f023 0820 	bic.w	r8, r3, #32
 8003d80:	bfbc      	itt	lt
 8003d82:	4632      	movlt	r2, r6
 8003d84:	4616      	movlt	r6, r2
 8003d86:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003d8a:	d005      	beq.n	8003d98 <__cvt+0x42>
 8003d8c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003d90:	d100      	bne.n	8003d94 <__cvt+0x3e>
 8003d92:	3401      	adds	r4, #1
 8003d94:	2102      	movs	r1, #2
 8003d96:	e000      	b.n	8003d9a <__cvt+0x44>
 8003d98:	2103      	movs	r1, #3
 8003d9a:	ab03      	add	r3, sp, #12
 8003d9c:	9301      	str	r3, [sp, #4]
 8003d9e:	ab02      	add	r3, sp, #8
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	ec47 6b10 	vmov	d0, r6, r7
 8003da6:	4653      	mov	r3, sl
 8003da8:	4622      	mov	r2, r4
 8003daa:	f000 fe39 	bl	8004a20 <_dtoa_r>
 8003dae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003db2:	4605      	mov	r5, r0
 8003db4:	d119      	bne.n	8003dea <__cvt+0x94>
 8003db6:	f019 0f01 	tst.w	r9, #1
 8003dba:	d00e      	beq.n	8003dda <__cvt+0x84>
 8003dbc:	eb00 0904 	add.w	r9, r0, r4
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	4630      	mov	r0, r6
 8003dc6:	4639      	mov	r1, r7
 8003dc8:	f7fc fe7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8003dcc:	b108      	cbz	r0, 8003dd2 <__cvt+0x7c>
 8003dce:	f8cd 900c 	str.w	r9, [sp, #12]
 8003dd2:	2230      	movs	r2, #48	@ 0x30
 8003dd4:	9b03      	ldr	r3, [sp, #12]
 8003dd6:	454b      	cmp	r3, r9
 8003dd8:	d31e      	bcc.n	8003e18 <__cvt+0xc2>
 8003dda:	9b03      	ldr	r3, [sp, #12]
 8003ddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003dde:	1b5b      	subs	r3, r3, r5
 8003de0:	4628      	mov	r0, r5
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	b004      	add	sp, #16
 8003de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003dee:	eb00 0904 	add.w	r9, r0, r4
 8003df2:	d1e5      	bne.n	8003dc0 <__cvt+0x6a>
 8003df4:	7803      	ldrb	r3, [r0, #0]
 8003df6:	2b30      	cmp	r3, #48	@ 0x30
 8003df8:	d10a      	bne.n	8003e10 <__cvt+0xba>
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	4630      	mov	r0, r6
 8003e00:	4639      	mov	r1, r7
 8003e02:	f7fc fe61 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e06:	b918      	cbnz	r0, 8003e10 <__cvt+0xba>
 8003e08:	f1c4 0401 	rsb	r4, r4, #1
 8003e0c:	f8ca 4000 	str.w	r4, [sl]
 8003e10:	f8da 3000 	ldr.w	r3, [sl]
 8003e14:	4499      	add	r9, r3
 8003e16:	e7d3      	b.n	8003dc0 <__cvt+0x6a>
 8003e18:	1c59      	adds	r1, r3, #1
 8003e1a:	9103      	str	r1, [sp, #12]
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	e7d9      	b.n	8003dd4 <__cvt+0x7e>

08003e20 <__exponent>:
 8003e20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e22:	2900      	cmp	r1, #0
 8003e24:	bfba      	itte	lt
 8003e26:	4249      	neglt	r1, r1
 8003e28:	232d      	movlt	r3, #45	@ 0x2d
 8003e2a:	232b      	movge	r3, #43	@ 0x2b
 8003e2c:	2909      	cmp	r1, #9
 8003e2e:	7002      	strb	r2, [r0, #0]
 8003e30:	7043      	strb	r3, [r0, #1]
 8003e32:	dd29      	ble.n	8003e88 <__exponent+0x68>
 8003e34:	f10d 0307 	add.w	r3, sp, #7
 8003e38:	461d      	mov	r5, r3
 8003e3a:	270a      	movs	r7, #10
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	fbb1 f6f7 	udiv	r6, r1, r7
 8003e42:	fb07 1416 	mls	r4, r7, r6, r1
 8003e46:	3430      	adds	r4, #48	@ 0x30
 8003e48:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003e4c:	460c      	mov	r4, r1
 8003e4e:	2c63      	cmp	r4, #99	@ 0x63
 8003e50:	f103 33ff 	add.w	r3, r3, #4294967295
 8003e54:	4631      	mov	r1, r6
 8003e56:	dcf1      	bgt.n	8003e3c <__exponent+0x1c>
 8003e58:	3130      	adds	r1, #48	@ 0x30
 8003e5a:	1e94      	subs	r4, r2, #2
 8003e5c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003e60:	1c41      	adds	r1, r0, #1
 8003e62:	4623      	mov	r3, r4
 8003e64:	42ab      	cmp	r3, r5
 8003e66:	d30a      	bcc.n	8003e7e <__exponent+0x5e>
 8003e68:	f10d 0309 	add.w	r3, sp, #9
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	42ac      	cmp	r4, r5
 8003e70:	bf88      	it	hi
 8003e72:	2300      	movhi	r3, #0
 8003e74:	3302      	adds	r3, #2
 8003e76:	4403      	add	r3, r0
 8003e78:	1a18      	subs	r0, r3, r0
 8003e7a:	b003      	add	sp, #12
 8003e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e7e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003e82:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003e86:	e7ed      	b.n	8003e64 <__exponent+0x44>
 8003e88:	2330      	movs	r3, #48	@ 0x30
 8003e8a:	3130      	adds	r1, #48	@ 0x30
 8003e8c:	7083      	strb	r3, [r0, #2]
 8003e8e:	70c1      	strb	r1, [r0, #3]
 8003e90:	1d03      	adds	r3, r0, #4
 8003e92:	e7f1      	b.n	8003e78 <__exponent+0x58>

08003e94 <_printf_float>:
 8003e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e98:	b08d      	sub	sp, #52	@ 0x34
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003ea0:	4616      	mov	r6, r2
 8003ea2:	461f      	mov	r7, r3
 8003ea4:	4605      	mov	r5, r0
 8003ea6:	f000 fcbb 	bl	8004820 <_localeconv_r>
 8003eaa:	6803      	ldr	r3, [r0, #0]
 8003eac:	9304      	str	r3, [sp, #16]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fc f9de 	bl	8000270 <strlen>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003eb8:	f8d8 3000 	ldr.w	r3, [r8]
 8003ebc:	9005      	str	r0, [sp, #20]
 8003ebe:	3307      	adds	r3, #7
 8003ec0:	f023 0307 	bic.w	r3, r3, #7
 8003ec4:	f103 0208 	add.w	r2, r3, #8
 8003ec8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003ecc:	f8d4 b000 	ldr.w	fp, [r4]
 8003ed0:	f8c8 2000 	str.w	r2, [r8]
 8003ed4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003ed8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003edc:	9307      	str	r3, [sp, #28]
 8003ede:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ee2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003ee6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003eea:	4b9c      	ldr	r3, [pc, #624]	@ (800415c <_printf_float+0x2c8>)
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	f7fc fe1c 	bl	8000b2c <__aeabi_dcmpun>
 8003ef4:	bb70      	cbnz	r0, 8003f54 <_printf_float+0xc0>
 8003ef6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003efa:	4b98      	ldr	r3, [pc, #608]	@ (800415c <_printf_float+0x2c8>)
 8003efc:	f04f 32ff 	mov.w	r2, #4294967295
 8003f00:	f7fc fdf6 	bl	8000af0 <__aeabi_dcmple>
 8003f04:	bb30      	cbnz	r0, 8003f54 <_printf_float+0xc0>
 8003f06:	2200      	movs	r2, #0
 8003f08:	2300      	movs	r3, #0
 8003f0a:	4640      	mov	r0, r8
 8003f0c:	4649      	mov	r1, r9
 8003f0e:	f7fc fde5 	bl	8000adc <__aeabi_dcmplt>
 8003f12:	b110      	cbz	r0, 8003f1a <_printf_float+0x86>
 8003f14:	232d      	movs	r3, #45	@ 0x2d
 8003f16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f1a:	4a91      	ldr	r2, [pc, #580]	@ (8004160 <_printf_float+0x2cc>)
 8003f1c:	4b91      	ldr	r3, [pc, #580]	@ (8004164 <_printf_float+0x2d0>)
 8003f1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003f22:	bf94      	ite	ls
 8003f24:	4690      	movls	r8, r2
 8003f26:	4698      	movhi	r8, r3
 8003f28:	2303      	movs	r3, #3
 8003f2a:	6123      	str	r3, [r4, #16]
 8003f2c:	f02b 0304 	bic.w	r3, fp, #4
 8003f30:	6023      	str	r3, [r4, #0]
 8003f32:	f04f 0900 	mov.w	r9, #0
 8003f36:	9700      	str	r7, [sp, #0]
 8003f38:	4633      	mov	r3, r6
 8003f3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003f3c:	4621      	mov	r1, r4
 8003f3e:	4628      	mov	r0, r5
 8003f40:	f000 f9d2 	bl	80042e8 <_printf_common>
 8003f44:	3001      	adds	r0, #1
 8003f46:	f040 808d 	bne.w	8004064 <_printf_float+0x1d0>
 8003f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4e:	b00d      	add	sp, #52	@ 0x34
 8003f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f54:	4642      	mov	r2, r8
 8003f56:	464b      	mov	r3, r9
 8003f58:	4640      	mov	r0, r8
 8003f5a:	4649      	mov	r1, r9
 8003f5c:	f7fc fde6 	bl	8000b2c <__aeabi_dcmpun>
 8003f60:	b140      	cbz	r0, 8003f74 <_printf_float+0xe0>
 8003f62:	464b      	mov	r3, r9
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	bfbc      	itt	lt
 8003f68:	232d      	movlt	r3, #45	@ 0x2d
 8003f6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003f6e:	4a7e      	ldr	r2, [pc, #504]	@ (8004168 <_printf_float+0x2d4>)
 8003f70:	4b7e      	ldr	r3, [pc, #504]	@ (800416c <_printf_float+0x2d8>)
 8003f72:	e7d4      	b.n	8003f1e <_printf_float+0x8a>
 8003f74:	6863      	ldr	r3, [r4, #4]
 8003f76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003f7a:	9206      	str	r2, [sp, #24]
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	d13b      	bne.n	8003ff8 <_printf_float+0x164>
 8003f80:	2306      	movs	r3, #6
 8003f82:	6063      	str	r3, [r4, #4]
 8003f84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003f88:	2300      	movs	r3, #0
 8003f8a:	6022      	str	r2, [r4, #0]
 8003f8c:	9303      	str	r3, [sp, #12]
 8003f8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003f90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003f94:	ab09      	add	r3, sp, #36	@ 0x24
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	6861      	ldr	r1, [r4, #4]
 8003f9a:	ec49 8b10 	vmov	d0, r8, r9
 8003f9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003fa2:	4628      	mov	r0, r5
 8003fa4:	f7ff fed7 	bl	8003d56 <__cvt>
 8003fa8:	9b06      	ldr	r3, [sp, #24]
 8003faa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003fac:	2b47      	cmp	r3, #71	@ 0x47
 8003fae:	4680      	mov	r8, r0
 8003fb0:	d129      	bne.n	8004006 <_printf_float+0x172>
 8003fb2:	1cc8      	adds	r0, r1, #3
 8003fb4:	db02      	blt.n	8003fbc <_printf_float+0x128>
 8003fb6:	6863      	ldr	r3, [r4, #4]
 8003fb8:	4299      	cmp	r1, r3
 8003fba:	dd41      	ble.n	8004040 <_printf_float+0x1ac>
 8003fbc:	f1aa 0a02 	sub.w	sl, sl, #2
 8003fc0:	fa5f fa8a 	uxtb.w	sl, sl
 8003fc4:	3901      	subs	r1, #1
 8003fc6:	4652      	mov	r2, sl
 8003fc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003fcc:	9109      	str	r1, [sp, #36]	@ 0x24
 8003fce:	f7ff ff27 	bl	8003e20 <__exponent>
 8003fd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003fd4:	1813      	adds	r3, r2, r0
 8003fd6:	2a01      	cmp	r2, #1
 8003fd8:	4681      	mov	r9, r0
 8003fda:	6123      	str	r3, [r4, #16]
 8003fdc:	dc02      	bgt.n	8003fe4 <_printf_float+0x150>
 8003fde:	6822      	ldr	r2, [r4, #0]
 8003fe0:	07d2      	lsls	r2, r2, #31
 8003fe2:	d501      	bpl.n	8003fe8 <_printf_float+0x154>
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	6123      	str	r3, [r4, #16]
 8003fe8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0a2      	beq.n	8003f36 <_printf_float+0xa2>
 8003ff0:	232d      	movs	r3, #45	@ 0x2d
 8003ff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ff6:	e79e      	b.n	8003f36 <_printf_float+0xa2>
 8003ff8:	9a06      	ldr	r2, [sp, #24]
 8003ffa:	2a47      	cmp	r2, #71	@ 0x47
 8003ffc:	d1c2      	bne.n	8003f84 <_printf_float+0xf0>
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1c0      	bne.n	8003f84 <_printf_float+0xf0>
 8004002:	2301      	movs	r3, #1
 8004004:	e7bd      	b.n	8003f82 <_printf_float+0xee>
 8004006:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800400a:	d9db      	bls.n	8003fc4 <_printf_float+0x130>
 800400c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004010:	d118      	bne.n	8004044 <_printf_float+0x1b0>
 8004012:	2900      	cmp	r1, #0
 8004014:	6863      	ldr	r3, [r4, #4]
 8004016:	dd0b      	ble.n	8004030 <_printf_float+0x19c>
 8004018:	6121      	str	r1, [r4, #16]
 800401a:	b913      	cbnz	r3, 8004022 <_printf_float+0x18e>
 800401c:	6822      	ldr	r2, [r4, #0]
 800401e:	07d0      	lsls	r0, r2, #31
 8004020:	d502      	bpl.n	8004028 <_printf_float+0x194>
 8004022:	3301      	adds	r3, #1
 8004024:	440b      	add	r3, r1
 8004026:	6123      	str	r3, [r4, #16]
 8004028:	65a1      	str	r1, [r4, #88]	@ 0x58
 800402a:	f04f 0900 	mov.w	r9, #0
 800402e:	e7db      	b.n	8003fe8 <_printf_float+0x154>
 8004030:	b913      	cbnz	r3, 8004038 <_printf_float+0x1a4>
 8004032:	6822      	ldr	r2, [r4, #0]
 8004034:	07d2      	lsls	r2, r2, #31
 8004036:	d501      	bpl.n	800403c <_printf_float+0x1a8>
 8004038:	3302      	adds	r3, #2
 800403a:	e7f4      	b.n	8004026 <_printf_float+0x192>
 800403c:	2301      	movs	r3, #1
 800403e:	e7f2      	b.n	8004026 <_printf_float+0x192>
 8004040:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004046:	4299      	cmp	r1, r3
 8004048:	db05      	blt.n	8004056 <_printf_float+0x1c2>
 800404a:	6823      	ldr	r3, [r4, #0]
 800404c:	6121      	str	r1, [r4, #16]
 800404e:	07d8      	lsls	r0, r3, #31
 8004050:	d5ea      	bpl.n	8004028 <_printf_float+0x194>
 8004052:	1c4b      	adds	r3, r1, #1
 8004054:	e7e7      	b.n	8004026 <_printf_float+0x192>
 8004056:	2900      	cmp	r1, #0
 8004058:	bfd4      	ite	le
 800405a:	f1c1 0202 	rsble	r2, r1, #2
 800405e:	2201      	movgt	r2, #1
 8004060:	4413      	add	r3, r2
 8004062:	e7e0      	b.n	8004026 <_printf_float+0x192>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	055a      	lsls	r2, r3, #21
 8004068:	d407      	bmi.n	800407a <_printf_float+0x1e6>
 800406a:	6923      	ldr	r3, [r4, #16]
 800406c:	4642      	mov	r2, r8
 800406e:	4631      	mov	r1, r6
 8004070:	4628      	mov	r0, r5
 8004072:	47b8      	blx	r7
 8004074:	3001      	adds	r0, #1
 8004076:	d12b      	bne.n	80040d0 <_printf_float+0x23c>
 8004078:	e767      	b.n	8003f4a <_printf_float+0xb6>
 800407a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800407e:	f240 80dd 	bls.w	800423c <_printf_float+0x3a8>
 8004082:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004086:	2200      	movs	r2, #0
 8004088:	2300      	movs	r3, #0
 800408a:	f7fc fd1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800408e:	2800      	cmp	r0, #0
 8004090:	d033      	beq.n	80040fa <_printf_float+0x266>
 8004092:	4a37      	ldr	r2, [pc, #220]	@ (8004170 <_printf_float+0x2dc>)
 8004094:	2301      	movs	r3, #1
 8004096:	4631      	mov	r1, r6
 8004098:	4628      	mov	r0, r5
 800409a:	47b8      	blx	r7
 800409c:	3001      	adds	r0, #1
 800409e:	f43f af54 	beq.w	8003f4a <_printf_float+0xb6>
 80040a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80040a6:	4543      	cmp	r3, r8
 80040a8:	db02      	blt.n	80040b0 <_printf_float+0x21c>
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	07d8      	lsls	r0, r3, #31
 80040ae:	d50f      	bpl.n	80040d0 <_printf_float+0x23c>
 80040b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040b4:	4631      	mov	r1, r6
 80040b6:	4628      	mov	r0, r5
 80040b8:	47b8      	blx	r7
 80040ba:	3001      	adds	r0, #1
 80040bc:	f43f af45 	beq.w	8003f4a <_printf_float+0xb6>
 80040c0:	f04f 0900 	mov.w	r9, #0
 80040c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80040c8:	f104 0a1a 	add.w	sl, r4, #26
 80040cc:	45c8      	cmp	r8, r9
 80040ce:	dc09      	bgt.n	80040e4 <_printf_float+0x250>
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	079b      	lsls	r3, r3, #30
 80040d4:	f100 8103 	bmi.w	80042de <_printf_float+0x44a>
 80040d8:	68e0      	ldr	r0, [r4, #12]
 80040da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040dc:	4298      	cmp	r0, r3
 80040de:	bfb8      	it	lt
 80040e0:	4618      	movlt	r0, r3
 80040e2:	e734      	b.n	8003f4e <_printf_float+0xba>
 80040e4:	2301      	movs	r3, #1
 80040e6:	4652      	mov	r2, sl
 80040e8:	4631      	mov	r1, r6
 80040ea:	4628      	mov	r0, r5
 80040ec:	47b8      	blx	r7
 80040ee:	3001      	adds	r0, #1
 80040f0:	f43f af2b 	beq.w	8003f4a <_printf_float+0xb6>
 80040f4:	f109 0901 	add.w	r9, r9, #1
 80040f8:	e7e8      	b.n	80040cc <_printf_float+0x238>
 80040fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	dc39      	bgt.n	8004174 <_printf_float+0x2e0>
 8004100:	4a1b      	ldr	r2, [pc, #108]	@ (8004170 <_printf_float+0x2dc>)
 8004102:	2301      	movs	r3, #1
 8004104:	4631      	mov	r1, r6
 8004106:	4628      	mov	r0, r5
 8004108:	47b8      	blx	r7
 800410a:	3001      	adds	r0, #1
 800410c:	f43f af1d 	beq.w	8003f4a <_printf_float+0xb6>
 8004110:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004114:	ea59 0303 	orrs.w	r3, r9, r3
 8004118:	d102      	bne.n	8004120 <_printf_float+0x28c>
 800411a:	6823      	ldr	r3, [r4, #0]
 800411c:	07d9      	lsls	r1, r3, #31
 800411e:	d5d7      	bpl.n	80040d0 <_printf_float+0x23c>
 8004120:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004124:	4631      	mov	r1, r6
 8004126:	4628      	mov	r0, r5
 8004128:	47b8      	blx	r7
 800412a:	3001      	adds	r0, #1
 800412c:	f43f af0d 	beq.w	8003f4a <_printf_float+0xb6>
 8004130:	f04f 0a00 	mov.w	sl, #0
 8004134:	f104 0b1a 	add.w	fp, r4, #26
 8004138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800413a:	425b      	negs	r3, r3
 800413c:	4553      	cmp	r3, sl
 800413e:	dc01      	bgt.n	8004144 <_printf_float+0x2b0>
 8004140:	464b      	mov	r3, r9
 8004142:	e793      	b.n	800406c <_printf_float+0x1d8>
 8004144:	2301      	movs	r3, #1
 8004146:	465a      	mov	r2, fp
 8004148:	4631      	mov	r1, r6
 800414a:	4628      	mov	r0, r5
 800414c:	47b8      	blx	r7
 800414e:	3001      	adds	r0, #1
 8004150:	f43f aefb 	beq.w	8003f4a <_printf_float+0xb6>
 8004154:	f10a 0a01 	add.w	sl, sl, #1
 8004158:	e7ee      	b.n	8004138 <_printf_float+0x2a4>
 800415a:	bf00      	nop
 800415c:	7fefffff 	.word	0x7fefffff
 8004160:	080066a8 	.word	0x080066a8
 8004164:	080066ac 	.word	0x080066ac
 8004168:	080066b0 	.word	0x080066b0
 800416c:	080066b4 	.word	0x080066b4
 8004170:	080066b8 	.word	0x080066b8
 8004174:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004176:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800417a:	4553      	cmp	r3, sl
 800417c:	bfa8      	it	ge
 800417e:	4653      	movge	r3, sl
 8004180:	2b00      	cmp	r3, #0
 8004182:	4699      	mov	r9, r3
 8004184:	dc36      	bgt.n	80041f4 <_printf_float+0x360>
 8004186:	f04f 0b00 	mov.w	fp, #0
 800418a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800418e:	f104 021a 	add.w	r2, r4, #26
 8004192:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004194:	9306      	str	r3, [sp, #24]
 8004196:	eba3 0309 	sub.w	r3, r3, r9
 800419a:	455b      	cmp	r3, fp
 800419c:	dc31      	bgt.n	8004202 <_printf_float+0x36e>
 800419e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041a0:	459a      	cmp	sl, r3
 80041a2:	dc3a      	bgt.n	800421a <_printf_float+0x386>
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	07da      	lsls	r2, r3, #31
 80041a8:	d437      	bmi.n	800421a <_printf_float+0x386>
 80041aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ac:	ebaa 0903 	sub.w	r9, sl, r3
 80041b0:	9b06      	ldr	r3, [sp, #24]
 80041b2:	ebaa 0303 	sub.w	r3, sl, r3
 80041b6:	4599      	cmp	r9, r3
 80041b8:	bfa8      	it	ge
 80041ba:	4699      	movge	r9, r3
 80041bc:	f1b9 0f00 	cmp.w	r9, #0
 80041c0:	dc33      	bgt.n	800422a <_printf_float+0x396>
 80041c2:	f04f 0800 	mov.w	r8, #0
 80041c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041ca:	f104 0b1a 	add.w	fp, r4, #26
 80041ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041d0:	ebaa 0303 	sub.w	r3, sl, r3
 80041d4:	eba3 0309 	sub.w	r3, r3, r9
 80041d8:	4543      	cmp	r3, r8
 80041da:	f77f af79 	ble.w	80040d0 <_printf_float+0x23c>
 80041de:	2301      	movs	r3, #1
 80041e0:	465a      	mov	r2, fp
 80041e2:	4631      	mov	r1, r6
 80041e4:	4628      	mov	r0, r5
 80041e6:	47b8      	blx	r7
 80041e8:	3001      	adds	r0, #1
 80041ea:	f43f aeae 	beq.w	8003f4a <_printf_float+0xb6>
 80041ee:	f108 0801 	add.w	r8, r8, #1
 80041f2:	e7ec      	b.n	80041ce <_printf_float+0x33a>
 80041f4:	4642      	mov	r2, r8
 80041f6:	4631      	mov	r1, r6
 80041f8:	4628      	mov	r0, r5
 80041fa:	47b8      	blx	r7
 80041fc:	3001      	adds	r0, #1
 80041fe:	d1c2      	bne.n	8004186 <_printf_float+0x2f2>
 8004200:	e6a3      	b.n	8003f4a <_printf_float+0xb6>
 8004202:	2301      	movs	r3, #1
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	9206      	str	r2, [sp, #24]
 800420a:	47b8      	blx	r7
 800420c:	3001      	adds	r0, #1
 800420e:	f43f ae9c 	beq.w	8003f4a <_printf_float+0xb6>
 8004212:	9a06      	ldr	r2, [sp, #24]
 8004214:	f10b 0b01 	add.w	fp, fp, #1
 8004218:	e7bb      	b.n	8004192 <_printf_float+0x2fe>
 800421a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800421e:	4631      	mov	r1, r6
 8004220:	4628      	mov	r0, r5
 8004222:	47b8      	blx	r7
 8004224:	3001      	adds	r0, #1
 8004226:	d1c0      	bne.n	80041aa <_printf_float+0x316>
 8004228:	e68f      	b.n	8003f4a <_printf_float+0xb6>
 800422a:	9a06      	ldr	r2, [sp, #24]
 800422c:	464b      	mov	r3, r9
 800422e:	4442      	add	r2, r8
 8004230:	4631      	mov	r1, r6
 8004232:	4628      	mov	r0, r5
 8004234:	47b8      	blx	r7
 8004236:	3001      	adds	r0, #1
 8004238:	d1c3      	bne.n	80041c2 <_printf_float+0x32e>
 800423a:	e686      	b.n	8003f4a <_printf_float+0xb6>
 800423c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004240:	f1ba 0f01 	cmp.w	sl, #1
 8004244:	dc01      	bgt.n	800424a <_printf_float+0x3b6>
 8004246:	07db      	lsls	r3, r3, #31
 8004248:	d536      	bpl.n	80042b8 <_printf_float+0x424>
 800424a:	2301      	movs	r3, #1
 800424c:	4642      	mov	r2, r8
 800424e:	4631      	mov	r1, r6
 8004250:	4628      	mov	r0, r5
 8004252:	47b8      	blx	r7
 8004254:	3001      	adds	r0, #1
 8004256:	f43f ae78 	beq.w	8003f4a <_printf_float+0xb6>
 800425a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800425e:	4631      	mov	r1, r6
 8004260:	4628      	mov	r0, r5
 8004262:	47b8      	blx	r7
 8004264:	3001      	adds	r0, #1
 8004266:	f43f ae70 	beq.w	8003f4a <_printf_float+0xb6>
 800426a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800426e:	2200      	movs	r2, #0
 8004270:	2300      	movs	r3, #0
 8004272:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004276:	f7fc fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 800427a:	b9c0      	cbnz	r0, 80042ae <_printf_float+0x41a>
 800427c:	4653      	mov	r3, sl
 800427e:	f108 0201 	add.w	r2, r8, #1
 8004282:	4631      	mov	r1, r6
 8004284:	4628      	mov	r0, r5
 8004286:	47b8      	blx	r7
 8004288:	3001      	adds	r0, #1
 800428a:	d10c      	bne.n	80042a6 <_printf_float+0x412>
 800428c:	e65d      	b.n	8003f4a <_printf_float+0xb6>
 800428e:	2301      	movs	r3, #1
 8004290:	465a      	mov	r2, fp
 8004292:	4631      	mov	r1, r6
 8004294:	4628      	mov	r0, r5
 8004296:	47b8      	blx	r7
 8004298:	3001      	adds	r0, #1
 800429a:	f43f ae56 	beq.w	8003f4a <_printf_float+0xb6>
 800429e:	f108 0801 	add.w	r8, r8, #1
 80042a2:	45d0      	cmp	r8, sl
 80042a4:	dbf3      	blt.n	800428e <_printf_float+0x3fa>
 80042a6:	464b      	mov	r3, r9
 80042a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80042ac:	e6df      	b.n	800406e <_printf_float+0x1da>
 80042ae:	f04f 0800 	mov.w	r8, #0
 80042b2:	f104 0b1a 	add.w	fp, r4, #26
 80042b6:	e7f4      	b.n	80042a2 <_printf_float+0x40e>
 80042b8:	2301      	movs	r3, #1
 80042ba:	4642      	mov	r2, r8
 80042bc:	e7e1      	b.n	8004282 <_printf_float+0x3ee>
 80042be:	2301      	movs	r3, #1
 80042c0:	464a      	mov	r2, r9
 80042c2:	4631      	mov	r1, r6
 80042c4:	4628      	mov	r0, r5
 80042c6:	47b8      	blx	r7
 80042c8:	3001      	adds	r0, #1
 80042ca:	f43f ae3e 	beq.w	8003f4a <_printf_float+0xb6>
 80042ce:	f108 0801 	add.w	r8, r8, #1
 80042d2:	68e3      	ldr	r3, [r4, #12]
 80042d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80042d6:	1a5b      	subs	r3, r3, r1
 80042d8:	4543      	cmp	r3, r8
 80042da:	dcf0      	bgt.n	80042be <_printf_float+0x42a>
 80042dc:	e6fc      	b.n	80040d8 <_printf_float+0x244>
 80042de:	f04f 0800 	mov.w	r8, #0
 80042e2:	f104 0919 	add.w	r9, r4, #25
 80042e6:	e7f4      	b.n	80042d2 <_printf_float+0x43e>

080042e8 <_printf_common>:
 80042e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042ec:	4616      	mov	r6, r2
 80042ee:	4698      	mov	r8, r3
 80042f0:	688a      	ldr	r2, [r1, #8]
 80042f2:	690b      	ldr	r3, [r1, #16]
 80042f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80042f8:	4293      	cmp	r3, r2
 80042fa:	bfb8      	it	lt
 80042fc:	4613      	movlt	r3, r2
 80042fe:	6033      	str	r3, [r6, #0]
 8004300:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004304:	4607      	mov	r7, r0
 8004306:	460c      	mov	r4, r1
 8004308:	b10a      	cbz	r2, 800430e <_printf_common+0x26>
 800430a:	3301      	adds	r3, #1
 800430c:	6033      	str	r3, [r6, #0]
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	0699      	lsls	r1, r3, #26
 8004312:	bf42      	ittt	mi
 8004314:	6833      	ldrmi	r3, [r6, #0]
 8004316:	3302      	addmi	r3, #2
 8004318:	6033      	strmi	r3, [r6, #0]
 800431a:	6825      	ldr	r5, [r4, #0]
 800431c:	f015 0506 	ands.w	r5, r5, #6
 8004320:	d106      	bne.n	8004330 <_printf_common+0x48>
 8004322:	f104 0a19 	add.w	sl, r4, #25
 8004326:	68e3      	ldr	r3, [r4, #12]
 8004328:	6832      	ldr	r2, [r6, #0]
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	42ab      	cmp	r3, r5
 800432e:	dc26      	bgt.n	800437e <_printf_common+0x96>
 8004330:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004334:	6822      	ldr	r2, [r4, #0]
 8004336:	3b00      	subs	r3, #0
 8004338:	bf18      	it	ne
 800433a:	2301      	movne	r3, #1
 800433c:	0692      	lsls	r2, r2, #26
 800433e:	d42b      	bmi.n	8004398 <_printf_common+0xb0>
 8004340:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004344:	4641      	mov	r1, r8
 8004346:	4638      	mov	r0, r7
 8004348:	47c8      	blx	r9
 800434a:	3001      	adds	r0, #1
 800434c:	d01e      	beq.n	800438c <_printf_common+0xa4>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	6922      	ldr	r2, [r4, #16]
 8004352:	f003 0306 	and.w	r3, r3, #6
 8004356:	2b04      	cmp	r3, #4
 8004358:	bf02      	ittt	eq
 800435a:	68e5      	ldreq	r5, [r4, #12]
 800435c:	6833      	ldreq	r3, [r6, #0]
 800435e:	1aed      	subeq	r5, r5, r3
 8004360:	68a3      	ldr	r3, [r4, #8]
 8004362:	bf0c      	ite	eq
 8004364:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004368:	2500      	movne	r5, #0
 800436a:	4293      	cmp	r3, r2
 800436c:	bfc4      	itt	gt
 800436e:	1a9b      	subgt	r3, r3, r2
 8004370:	18ed      	addgt	r5, r5, r3
 8004372:	2600      	movs	r6, #0
 8004374:	341a      	adds	r4, #26
 8004376:	42b5      	cmp	r5, r6
 8004378:	d11a      	bne.n	80043b0 <_printf_common+0xc8>
 800437a:	2000      	movs	r0, #0
 800437c:	e008      	b.n	8004390 <_printf_common+0xa8>
 800437e:	2301      	movs	r3, #1
 8004380:	4652      	mov	r2, sl
 8004382:	4641      	mov	r1, r8
 8004384:	4638      	mov	r0, r7
 8004386:	47c8      	blx	r9
 8004388:	3001      	adds	r0, #1
 800438a:	d103      	bne.n	8004394 <_printf_common+0xac>
 800438c:	f04f 30ff 	mov.w	r0, #4294967295
 8004390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004394:	3501      	adds	r5, #1
 8004396:	e7c6      	b.n	8004326 <_printf_common+0x3e>
 8004398:	18e1      	adds	r1, r4, r3
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	2030      	movs	r0, #48	@ 0x30
 800439e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043a2:	4422      	add	r2, r4
 80043a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043ac:	3302      	adds	r3, #2
 80043ae:	e7c7      	b.n	8004340 <_printf_common+0x58>
 80043b0:	2301      	movs	r3, #1
 80043b2:	4622      	mov	r2, r4
 80043b4:	4641      	mov	r1, r8
 80043b6:	4638      	mov	r0, r7
 80043b8:	47c8      	blx	r9
 80043ba:	3001      	adds	r0, #1
 80043bc:	d0e6      	beq.n	800438c <_printf_common+0xa4>
 80043be:	3601      	adds	r6, #1
 80043c0:	e7d9      	b.n	8004376 <_printf_common+0x8e>
	...

080043c4 <_printf_i>:
 80043c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043c8:	7e0f      	ldrb	r7, [r1, #24]
 80043ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043cc:	2f78      	cmp	r7, #120	@ 0x78
 80043ce:	4691      	mov	r9, r2
 80043d0:	4680      	mov	r8, r0
 80043d2:	460c      	mov	r4, r1
 80043d4:	469a      	mov	sl, r3
 80043d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043da:	d807      	bhi.n	80043ec <_printf_i+0x28>
 80043dc:	2f62      	cmp	r7, #98	@ 0x62
 80043de:	d80a      	bhi.n	80043f6 <_printf_i+0x32>
 80043e0:	2f00      	cmp	r7, #0
 80043e2:	f000 80d2 	beq.w	800458a <_printf_i+0x1c6>
 80043e6:	2f58      	cmp	r7, #88	@ 0x58
 80043e8:	f000 80b9 	beq.w	800455e <_printf_i+0x19a>
 80043ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80043f4:	e03a      	b.n	800446c <_printf_i+0xa8>
 80043f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80043fa:	2b15      	cmp	r3, #21
 80043fc:	d8f6      	bhi.n	80043ec <_printf_i+0x28>
 80043fe:	a101      	add	r1, pc, #4	@ (adr r1, 8004404 <_printf_i+0x40>)
 8004400:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004404:	0800445d 	.word	0x0800445d
 8004408:	08004471 	.word	0x08004471
 800440c:	080043ed 	.word	0x080043ed
 8004410:	080043ed 	.word	0x080043ed
 8004414:	080043ed 	.word	0x080043ed
 8004418:	080043ed 	.word	0x080043ed
 800441c:	08004471 	.word	0x08004471
 8004420:	080043ed 	.word	0x080043ed
 8004424:	080043ed 	.word	0x080043ed
 8004428:	080043ed 	.word	0x080043ed
 800442c:	080043ed 	.word	0x080043ed
 8004430:	08004571 	.word	0x08004571
 8004434:	0800449b 	.word	0x0800449b
 8004438:	0800452b 	.word	0x0800452b
 800443c:	080043ed 	.word	0x080043ed
 8004440:	080043ed 	.word	0x080043ed
 8004444:	08004593 	.word	0x08004593
 8004448:	080043ed 	.word	0x080043ed
 800444c:	0800449b 	.word	0x0800449b
 8004450:	080043ed 	.word	0x080043ed
 8004454:	080043ed 	.word	0x080043ed
 8004458:	08004533 	.word	0x08004533
 800445c:	6833      	ldr	r3, [r6, #0]
 800445e:	1d1a      	adds	r2, r3, #4
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6032      	str	r2, [r6, #0]
 8004464:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004468:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800446c:	2301      	movs	r3, #1
 800446e:	e09d      	b.n	80045ac <_printf_i+0x1e8>
 8004470:	6833      	ldr	r3, [r6, #0]
 8004472:	6820      	ldr	r0, [r4, #0]
 8004474:	1d19      	adds	r1, r3, #4
 8004476:	6031      	str	r1, [r6, #0]
 8004478:	0606      	lsls	r6, r0, #24
 800447a:	d501      	bpl.n	8004480 <_printf_i+0xbc>
 800447c:	681d      	ldr	r5, [r3, #0]
 800447e:	e003      	b.n	8004488 <_printf_i+0xc4>
 8004480:	0645      	lsls	r5, r0, #25
 8004482:	d5fb      	bpl.n	800447c <_printf_i+0xb8>
 8004484:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004488:	2d00      	cmp	r5, #0
 800448a:	da03      	bge.n	8004494 <_printf_i+0xd0>
 800448c:	232d      	movs	r3, #45	@ 0x2d
 800448e:	426d      	negs	r5, r5
 8004490:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004494:	4859      	ldr	r0, [pc, #356]	@ (80045fc <_printf_i+0x238>)
 8004496:	230a      	movs	r3, #10
 8004498:	e011      	b.n	80044be <_printf_i+0xfa>
 800449a:	6821      	ldr	r1, [r4, #0]
 800449c:	6833      	ldr	r3, [r6, #0]
 800449e:	0608      	lsls	r0, r1, #24
 80044a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80044a4:	d402      	bmi.n	80044ac <_printf_i+0xe8>
 80044a6:	0649      	lsls	r1, r1, #25
 80044a8:	bf48      	it	mi
 80044aa:	b2ad      	uxthmi	r5, r5
 80044ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80044ae:	4853      	ldr	r0, [pc, #332]	@ (80045fc <_printf_i+0x238>)
 80044b0:	6033      	str	r3, [r6, #0]
 80044b2:	bf14      	ite	ne
 80044b4:	230a      	movne	r3, #10
 80044b6:	2308      	moveq	r3, #8
 80044b8:	2100      	movs	r1, #0
 80044ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044be:	6866      	ldr	r6, [r4, #4]
 80044c0:	60a6      	str	r6, [r4, #8]
 80044c2:	2e00      	cmp	r6, #0
 80044c4:	bfa2      	ittt	ge
 80044c6:	6821      	ldrge	r1, [r4, #0]
 80044c8:	f021 0104 	bicge.w	r1, r1, #4
 80044cc:	6021      	strge	r1, [r4, #0]
 80044ce:	b90d      	cbnz	r5, 80044d4 <_printf_i+0x110>
 80044d0:	2e00      	cmp	r6, #0
 80044d2:	d04b      	beq.n	800456c <_printf_i+0x1a8>
 80044d4:	4616      	mov	r6, r2
 80044d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80044da:	fb03 5711 	mls	r7, r3, r1, r5
 80044de:	5dc7      	ldrb	r7, [r0, r7]
 80044e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044e4:	462f      	mov	r7, r5
 80044e6:	42bb      	cmp	r3, r7
 80044e8:	460d      	mov	r5, r1
 80044ea:	d9f4      	bls.n	80044d6 <_printf_i+0x112>
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d10b      	bne.n	8004508 <_printf_i+0x144>
 80044f0:	6823      	ldr	r3, [r4, #0]
 80044f2:	07df      	lsls	r7, r3, #31
 80044f4:	d508      	bpl.n	8004508 <_printf_i+0x144>
 80044f6:	6923      	ldr	r3, [r4, #16]
 80044f8:	6861      	ldr	r1, [r4, #4]
 80044fa:	4299      	cmp	r1, r3
 80044fc:	bfde      	ittt	le
 80044fe:	2330      	movle	r3, #48	@ 0x30
 8004500:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004504:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004508:	1b92      	subs	r2, r2, r6
 800450a:	6122      	str	r2, [r4, #16]
 800450c:	f8cd a000 	str.w	sl, [sp]
 8004510:	464b      	mov	r3, r9
 8004512:	aa03      	add	r2, sp, #12
 8004514:	4621      	mov	r1, r4
 8004516:	4640      	mov	r0, r8
 8004518:	f7ff fee6 	bl	80042e8 <_printf_common>
 800451c:	3001      	adds	r0, #1
 800451e:	d14a      	bne.n	80045b6 <_printf_i+0x1f2>
 8004520:	f04f 30ff 	mov.w	r0, #4294967295
 8004524:	b004      	add	sp, #16
 8004526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	f043 0320 	orr.w	r3, r3, #32
 8004530:	6023      	str	r3, [r4, #0]
 8004532:	4833      	ldr	r0, [pc, #204]	@ (8004600 <_printf_i+0x23c>)
 8004534:	2778      	movs	r7, #120	@ 0x78
 8004536:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	6831      	ldr	r1, [r6, #0]
 800453e:	061f      	lsls	r7, r3, #24
 8004540:	f851 5b04 	ldr.w	r5, [r1], #4
 8004544:	d402      	bmi.n	800454c <_printf_i+0x188>
 8004546:	065f      	lsls	r7, r3, #25
 8004548:	bf48      	it	mi
 800454a:	b2ad      	uxthmi	r5, r5
 800454c:	6031      	str	r1, [r6, #0]
 800454e:	07d9      	lsls	r1, r3, #31
 8004550:	bf44      	itt	mi
 8004552:	f043 0320 	orrmi.w	r3, r3, #32
 8004556:	6023      	strmi	r3, [r4, #0]
 8004558:	b11d      	cbz	r5, 8004562 <_printf_i+0x19e>
 800455a:	2310      	movs	r3, #16
 800455c:	e7ac      	b.n	80044b8 <_printf_i+0xf4>
 800455e:	4827      	ldr	r0, [pc, #156]	@ (80045fc <_printf_i+0x238>)
 8004560:	e7e9      	b.n	8004536 <_printf_i+0x172>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	f023 0320 	bic.w	r3, r3, #32
 8004568:	6023      	str	r3, [r4, #0]
 800456a:	e7f6      	b.n	800455a <_printf_i+0x196>
 800456c:	4616      	mov	r6, r2
 800456e:	e7bd      	b.n	80044ec <_printf_i+0x128>
 8004570:	6833      	ldr	r3, [r6, #0]
 8004572:	6825      	ldr	r5, [r4, #0]
 8004574:	6961      	ldr	r1, [r4, #20]
 8004576:	1d18      	adds	r0, r3, #4
 8004578:	6030      	str	r0, [r6, #0]
 800457a:	062e      	lsls	r6, r5, #24
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	d501      	bpl.n	8004584 <_printf_i+0x1c0>
 8004580:	6019      	str	r1, [r3, #0]
 8004582:	e002      	b.n	800458a <_printf_i+0x1c6>
 8004584:	0668      	lsls	r0, r5, #25
 8004586:	d5fb      	bpl.n	8004580 <_printf_i+0x1bc>
 8004588:	8019      	strh	r1, [r3, #0]
 800458a:	2300      	movs	r3, #0
 800458c:	6123      	str	r3, [r4, #16]
 800458e:	4616      	mov	r6, r2
 8004590:	e7bc      	b.n	800450c <_printf_i+0x148>
 8004592:	6833      	ldr	r3, [r6, #0]
 8004594:	1d1a      	adds	r2, r3, #4
 8004596:	6032      	str	r2, [r6, #0]
 8004598:	681e      	ldr	r6, [r3, #0]
 800459a:	6862      	ldr	r2, [r4, #4]
 800459c:	2100      	movs	r1, #0
 800459e:	4630      	mov	r0, r6
 80045a0:	f7fb fe16 	bl	80001d0 <memchr>
 80045a4:	b108      	cbz	r0, 80045aa <_printf_i+0x1e6>
 80045a6:	1b80      	subs	r0, r0, r6
 80045a8:	6060      	str	r0, [r4, #4]
 80045aa:	6863      	ldr	r3, [r4, #4]
 80045ac:	6123      	str	r3, [r4, #16]
 80045ae:	2300      	movs	r3, #0
 80045b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045b4:	e7aa      	b.n	800450c <_printf_i+0x148>
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	4632      	mov	r2, r6
 80045ba:	4649      	mov	r1, r9
 80045bc:	4640      	mov	r0, r8
 80045be:	47d0      	blx	sl
 80045c0:	3001      	adds	r0, #1
 80045c2:	d0ad      	beq.n	8004520 <_printf_i+0x15c>
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	079b      	lsls	r3, r3, #30
 80045c8:	d413      	bmi.n	80045f2 <_printf_i+0x22e>
 80045ca:	68e0      	ldr	r0, [r4, #12]
 80045cc:	9b03      	ldr	r3, [sp, #12]
 80045ce:	4298      	cmp	r0, r3
 80045d0:	bfb8      	it	lt
 80045d2:	4618      	movlt	r0, r3
 80045d4:	e7a6      	b.n	8004524 <_printf_i+0x160>
 80045d6:	2301      	movs	r3, #1
 80045d8:	4632      	mov	r2, r6
 80045da:	4649      	mov	r1, r9
 80045dc:	4640      	mov	r0, r8
 80045de:	47d0      	blx	sl
 80045e0:	3001      	adds	r0, #1
 80045e2:	d09d      	beq.n	8004520 <_printf_i+0x15c>
 80045e4:	3501      	adds	r5, #1
 80045e6:	68e3      	ldr	r3, [r4, #12]
 80045e8:	9903      	ldr	r1, [sp, #12]
 80045ea:	1a5b      	subs	r3, r3, r1
 80045ec:	42ab      	cmp	r3, r5
 80045ee:	dcf2      	bgt.n	80045d6 <_printf_i+0x212>
 80045f0:	e7eb      	b.n	80045ca <_printf_i+0x206>
 80045f2:	2500      	movs	r5, #0
 80045f4:	f104 0619 	add.w	r6, r4, #25
 80045f8:	e7f5      	b.n	80045e6 <_printf_i+0x222>
 80045fa:	bf00      	nop
 80045fc:	080066ba 	.word	0x080066ba
 8004600:	080066cb 	.word	0x080066cb

08004604 <std>:
 8004604:	2300      	movs	r3, #0
 8004606:	b510      	push	{r4, lr}
 8004608:	4604      	mov	r4, r0
 800460a:	e9c0 3300 	strd	r3, r3, [r0]
 800460e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004612:	6083      	str	r3, [r0, #8]
 8004614:	8181      	strh	r1, [r0, #12]
 8004616:	6643      	str	r3, [r0, #100]	@ 0x64
 8004618:	81c2      	strh	r2, [r0, #14]
 800461a:	6183      	str	r3, [r0, #24]
 800461c:	4619      	mov	r1, r3
 800461e:	2208      	movs	r2, #8
 8004620:	305c      	adds	r0, #92	@ 0x5c
 8004622:	f000 f8f4 	bl	800480e <memset>
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <std+0x58>)
 8004628:	6263      	str	r3, [r4, #36]	@ 0x24
 800462a:	4b0d      	ldr	r3, [pc, #52]	@ (8004660 <std+0x5c>)
 800462c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800462e:	4b0d      	ldr	r3, [pc, #52]	@ (8004664 <std+0x60>)
 8004630:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004632:	4b0d      	ldr	r3, [pc, #52]	@ (8004668 <std+0x64>)
 8004634:	6323      	str	r3, [r4, #48]	@ 0x30
 8004636:	4b0d      	ldr	r3, [pc, #52]	@ (800466c <std+0x68>)
 8004638:	6224      	str	r4, [r4, #32]
 800463a:	429c      	cmp	r4, r3
 800463c:	d006      	beq.n	800464c <std+0x48>
 800463e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004642:	4294      	cmp	r4, r2
 8004644:	d002      	beq.n	800464c <std+0x48>
 8004646:	33d0      	adds	r3, #208	@ 0xd0
 8004648:	429c      	cmp	r4, r3
 800464a:	d105      	bne.n	8004658 <std+0x54>
 800464c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004654:	f000 b958 	b.w	8004908 <__retarget_lock_init_recursive>
 8004658:	bd10      	pop	{r4, pc}
 800465a:	bf00      	nop
 800465c:	08004789 	.word	0x08004789
 8004660:	080047ab 	.word	0x080047ab
 8004664:	080047e3 	.word	0x080047e3
 8004668:	08004807 	.word	0x08004807
 800466c:	2000024c 	.word	0x2000024c

08004670 <stdio_exit_handler>:
 8004670:	4a02      	ldr	r2, [pc, #8]	@ (800467c <stdio_exit_handler+0xc>)
 8004672:	4903      	ldr	r1, [pc, #12]	@ (8004680 <stdio_exit_handler+0x10>)
 8004674:	4803      	ldr	r0, [pc, #12]	@ (8004684 <stdio_exit_handler+0x14>)
 8004676:	f000 b869 	b.w	800474c <_fwalk_sglue>
 800467a:	bf00      	nop
 800467c:	20000010 	.word	0x20000010
 8004680:	08005fb5 	.word	0x08005fb5
 8004684:	20000020 	.word	0x20000020

08004688 <cleanup_stdio>:
 8004688:	6841      	ldr	r1, [r0, #4]
 800468a:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <cleanup_stdio+0x34>)
 800468c:	4299      	cmp	r1, r3
 800468e:	b510      	push	{r4, lr}
 8004690:	4604      	mov	r4, r0
 8004692:	d001      	beq.n	8004698 <cleanup_stdio+0x10>
 8004694:	f001 fc8e 	bl	8005fb4 <_fflush_r>
 8004698:	68a1      	ldr	r1, [r4, #8]
 800469a:	4b09      	ldr	r3, [pc, #36]	@ (80046c0 <cleanup_stdio+0x38>)
 800469c:	4299      	cmp	r1, r3
 800469e:	d002      	beq.n	80046a6 <cleanup_stdio+0x1e>
 80046a0:	4620      	mov	r0, r4
 80046a2:	f001 fc87 	bl	8005fb4 <_fflush_r>
 80046a6:	68e1      	ldr	r1, [r4, #12]
 80046a8:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <cleanup_stdio+0x3c>)
 80046aa:	4299      	cmp	r1, r3
 80046ac:	d004      	beq.n	80046b8 <cleanup_stdio+0x30>
 80046ae:	4620      	mov	r0, r4
 80046b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046b4:	f001 bc7e 	b.w	8005fb4 <_fflush_r>
 80046b8:	bd10      	pop	{r4, pc}
 80046ba:	bf00      	nop
 80046bc:	2000024c 	.word	0x2000024c
 80046c0:	200002b4 	.word	0x200002b4
 80046c4:	2000031c 	.word	0x2000031c

080046c8 <global_stdio_init.part.0>:
 80046c8:	b510      	push	{r4, lr}
 80046ca:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <global_stdio_init.part.0+0x30>)
 80046cc:	4c0b      	ldr	r4, [pc, #44]	@ (80046fc <global_stdio_init.part.0+0x34>)
 80046ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004700 <global_stdio_init.part.0+0x38>)
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	4620      	mov	r0, r4
 80046d4:	2200      	movs	r2, #0
 80046d6:	2104      	movs	r1, #4
 80046d8:	f7ff ff94 	bl	8004604 <std>
 80046dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046e0:	2201      	movs	r2, #1
 80046e2:	2109      	movs	r1, #9
 80046e4:	f7ff ff8e 	bl	8004604 <std>
 80046e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046ec:	2202      	movs	r2, #2
 80046ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046f2:	2112      	movs	r1, #18
 80046f4:	f7ff bf86 	b.w	8004604 <std>
 80046f8:	20000384 	.word	0x20000384
 80046fc:	2000024c 	.word	0x2000024c
 8004700:	08004671 	.word	0x08004671

08004704 <__sfp_lock_acquire>:
 8004704:	4801      	ldr	r0, [pc, #4]	@ (800470c <__sfp_lock_acquire+0x8>)
 8004706:	f000 b900 	b.w	800490a <__retarget_lock_acquire_recursive>
 800470a:	bf00      	nop
 800470c:	2000038d 	.word	0x2000038d

08004710 <__sfp_lock_release>:
 8004710:	4801      	ldr	r0, [pc, #4]	@ (8004718 <__sfp_lock_release+0x8>)
 8004712:	f000 b8fb 	b.w	800490c <__retarget_lock_release_recursive>
 8004716:	bf00      	nop
 8004718:	2000038d 	.word	0x2000038d

0800471c <__sinit>:
 800471c:	b510      	push	{r4, lr}
 800471e:	4604      	mov	r4, r0
 8004720:	f7ff fff0 	bl	8004704 <__sfp_lock_acquire>
 8004724:	6a23      	ldr	r3, [r4, #32]
 8004726:	b11b      	cbz	r3, 8004730 <__sinit+0x14>
 8004728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800472c:	f7ff bff0 	b.w	8004710 <__sfp_lock_release>
 8004730:	4b04      	ldr	r3, [pc, #16]	@ (8004744 <__sinit+0x28>)
 8004732:	6223      	str	r3, [r4, #32]
 8004734:	4b04      	ldr	r3, [pc, #16]	@ (8004748 <__sinit+0x2c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f5      	bne.n	8004728 <__sinit+0xc>
 800473c:	f7ff ffc4 	bl	80046c8 <global_stdio_init.part.0>
 8004740:	e7f2      	b.n	8004728 <__sinit+0xc>
 8004742:	bf00      	nop
 8004744:	08004689 	.word	0x08004689
 8004748:	20000384 	.word	0x20000384

0800474c <_fwalk_sglue>:
 800474c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004750:	4607      	mov	r7, r0
 8004752:	4688      	mov	r8, r1
 8004754:	4614      	mov	r4, r2
 8004756:	2600      	movs	r6, #0
 8004758:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800475c:	f1b9 0901 	subs.w	r9, r9, #1
 8004760:	d505      	bpl.n	800476e <_fwalk_sglue+0x22>
 8004762:	6824      	ldr	r4, [r4, #0]
 8004764:	2c00      	cmp	r4, #0
 8004766:	d1f7      	bne.n	8004758 <_fwalk_sglue+0xc>
 8004768:	4630      	mov	r0, r6
 800476a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800476e:	89ab      	ldrh	r3, [r5, #12]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d907      	bls.n	8004784 <_fwalk_sglue+0x38>
 8004774:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004778:	3301      	adds	r3, #1
 800477a:	d003      	beq.n	8004784 <_fwalk_sglue+0x38>
 800477c:	4629      	mov	r1, r5
 800477e:	4638      	mov	r0, r7
 8004780:	47c0      	blx	r8
 8004782:	4306      	orrs	r6, r0
 8004784:	3568      	adds	r5, #104	@ 0x68
 8004786:	e7e9      	b.n	800475c <_fwalk_sglue+0x10>

08004788 <__sread>:
 8004788:	b510      	push	{r4, lr}
 800478a:	460c      	mov	r4, r1
 800478c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004790:	f000 f86c 	bl	800486c <_read_r>
 8004794:	2800      	cmp	r0, #0
 8004796:	bfab      	itete	ge
 8004798:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800479a:	89a3      	ldrhlt	r3, [r4, #12]
 800479c:	181b      	addge	r3, r3, r0
 800479e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80047a2:	bfac      	ite	ge
 80047a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80047a6:	81a3      	strhlt	r3, [r4, #12]
 80047a8:	bd10      	pop	{r4, pc}

080047aa <__swrite>:
 80047aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ae:	461f      	mov	r7, r3
 80047b0:	898b      	ldrh	r3, [r1, #12]
 80047b2:	05db      	lsls	r3, r3, #23
 80047b4:	4605      	mov	r5, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	4616      	mov	r6, r2
 80047ba:	d505      	bpl.n	80047c8 <__swrite+0x1e>
 80047bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047c0:	2302      	movs	r3, #2
 80047c2:	2200      	movs	r2, #0
 80047c4:	f000 f840 	bl	8004848 <_lseek_r>
 80047c8:	89a3      	ldrh	r3, [r4, #12]
 80047ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047d2:	81a3      	strh	r3, [r4, #12]
 80047d4:	4632      	mov	r2, r6
 80047d6:	463b      	mov	r3, r7
 80047d8:	4628      	mov	r0, r5
 80047da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047de:	f000 b857 	b.w	8004890 <_write_r>

080047e2 <__sseek>:
 80047e2:	b510      	push	{r4, lr}
 80047e4:	460c      	mov	r4, r1
 80047e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ea:	f000 f82d 	bl	8004848 <_lseek_r>
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	bf15      	itete	ne
 80047f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047fe:	81a3      	strheq	r3, [r4, #12]
 8004800:	bf18      	it	ne
 8004802:	81a3      	strhne	r3, [r4, #12]
 8004804:	bd10      	pop	{r4, pc}

08004806 <__sclose>:
 8004806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480a:	f000 b80d 	b.w	8004828 <_close_r>

0800480e <memset>:
 800480e:	4402      	add	r2, r0
 8004810:	4603      	mov	r3, r0
 8004812:	4293      	cmp	r3, r2
 8004814:	d100      	bne.n	8004818 <memset+0xa>
 8004816:	4770      	bx	lr
 8004818:	f803 1b01 	strb.w	r1, [r3], #1
 800481c:	e7f9      	b.n	8004812 <memset+0x4>
	...

08004820 <_localeconv_r>:
 8004820:	4800      	ldr	r0, [pc, #0]	@ (8004824 <_localeconv_r+0x4>)
 8004822:	4770      	bx	lr
 8004824:	2000015c 	.word	0x2000015c

08004828 <_close_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4d06      	ldr	r5, [pc, #24]	@ (8004844 <_close_r+0x1c>)
 800482c:	2300      	movs	r3, #0
 800482e:	4604      	mov	r4, r0
 8004830:	4608      	mov	r0, r1
 8004832:	602b      	str	r3, [r5, #0]
 8004834:	f7fc fd10 	bl	8001258 <_close>
 8004838:	1c43      	adds	r3, r0, #1
 800483a:	d102      	bne.n	8004842 <_close_r+0x1a>
 800483c:	682b      	ldr	r3, [r5, #0]
 800483e:	b103      	cbz	r3, 8004842 <_close_r+0x1a>
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	bd38      	pop	{r3, r4, r5, pc}
 8004844:	20000388 	.word	0x20000388

08004848 <_lseek_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4d07      	ldr	r5, [pc, #28]	@ (8004868 <_lseek_r+0x20>)
 800484c:	4604      	mov	r4, r0
 800484e:	4608      	mov	r0, r1
 8004850:	4611      	mov	r1, r2
 8004852:	2200      	movs	r2, #0
 8004854:	602a      	str	r2, [r5, #0]
 8004856:	461a      	mov	r2, r3
 8004858:	f7fc fd25 	bl	80012a6 <_lseek>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d102      	bne.n	8004866 <_lseek_r+0x1e>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	b103      	cbz	r3, 8004866 <_lseek_r+0x1e>
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	bd38      	pop	{r3, r4, r5, pc}
 8004868:	20000388 	.word	0x20000388

0800486c <_read_r>:
 800486c:	b538      	push	{r3, r4, r5, lr}
 800486e:	4d07      	ldr	r5, [pc, #28]	@ (800488c <_read_r+0x20>)
 8004870:	4604      	mov	r4, r0
 8004872:	4608      	mov	r0, r1
 8004874:	4611      	mov	r1, r2
 8004876:	2200      	movs	r2, #0
 8004878:	602a      	str	r2, [r5, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	f7fc fcb3 	bl	80011e6 <_read>
 8004880:	1c43      	adds	r3, r0, #1
 8004882:	d102      	bne.n	800488a <_read_r+0x1e>
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	b103      	cbz	r3, 800488a <_read_r+0x1e>
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	bd38      	pop	{r3, r4, r5, pc}
 800488c:	20000388 	.word	0x20000388

08004890 <_write_r>:
 8004890:	b538      	push	{r3, r4, r5, lr}
 8004892:	4d07      	ldr	r5, [pc, #28]	@ (80048b0 <_write_r+0x20>)
 8004894:	4604      	mov	r4, r0
 8004896:	4608      	mov	r0, r1
 8004898:	4611      	mov	r1, r2
 800489a:	2200      	movs	r2, #0
 800489c:	602a      	str	r2, [r5, #0]
 800489e:	461a      	mov	r2, r3
 80048a0:	f7fc fcbe 	bl	8001220 <_write>
 80048a4:	1c43      	adds	r3, r0, #1
 80048a6:	d102      	bne.n	80048ae <_write_r+0x1e>
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	b103      	cbz	r3, 80048ae <_write_r+0x1e>
 80048ac:	6023      	str	r3, [r4, #0]
 80048ae:	bd38      	pop	{r3, r4, r5, pc}
 80048b0:	20000388 	.word	0x20000388

080048b4 <__errno>:
 80048b4:	4b01      	ldr	r3, [pc, #4]	@ (80048bc <__errno+0x8>)
 80048b6:	6818      	ldr	r0, [r3, #0]
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	2000001c 	.word	0x2000001c

080048c0 <__libc_init_array>:
 80048c0:	b570      	push	{r4, r5, r6, lr}
 80048c2:	4d0d      	ldr	r5, [pc, #52]	@ (80048f8 <__libc_init_array+0x38>)
 80048c4:	4c0d      	ldr	r4, [pc, #52]	@ (80048fc <__libc_init_array+0x3c>)
 80048c6:	1b64      	subs	r4, r4, r5
 80048c8:	10a4      	asrs	r4, r4, #2
 80048ca:	2600      	movs	r6, #0
 80048cc:	42a6      	cmp	r6, r4
 80048ce:	d109      	bne.n	80048e4 <__libc_init_array+0x24>
 80048d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004900 <__libc_init_array+0x40>)
 80048d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004904 <__libc_init_array+0x44>)
 80048d4:	f001 febc 	bl	8006650 <_init>
 80048d8:	1b64      	subs	r4, r4, r5
 80048da:	10a4      	asrs	r4, r4, #2
 80048dc:	2600      	movs	r6, #0
 80048de:	42a6      	cmp	r6, r4
 80048e0:	d105      	bne.n	80048ee <__libc_init_array+0x2e>
 80048e2:	bd70      	pop	{r4, r5, r6, pc}
 80048e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80048e8:	4798      	blx	r3
 80048ea:	3601      	adds	r6, #1
 80048ec:	e7ee      	b.n	80048cc <__libc_init_array+0xc>
 80048ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80048f2:	4798      	blx	r3
 80048f4:	3601      	adds	r6, #1
 80048f6:	e7f2      	b.n	80048de <__libc_init_array+0x1e>
 80048f8:	08006a20 	.word	0x08006a20
 80048fc:	08006a20 	.word	0x08006a20
 8004900:	08006a20 	.word	0x08006a20
 8004904:	08006a24 	.word	0x08006a24

08004908 <__retarget_lock_init_recursive>:
 8004908:	4770      	bx	lr

0800490a <__retarget_lock_acquire_recursive>:
 800490a:	4770      	bx	lr

0800490c <__retarget_lock_release_recursive>:
 800490c:	4770      	bx	lr

0800490e <quorem>:
 800490e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004912:	6903      	ldr	r3, [r0, #16]
 8004914:	690c      	ldr	r4, [r1, #16]
 8004916:	42a3      	cmp	r3, r4
 8004918:	4607      	mov	r7, r0
 800491a:	db7e      	blt.n	8004a1a <quorem+0x10c>
 800491c:	3c01      	subs	r4, #1
 800491e:	f101 0814 	add.w	r8, r1, #20
 8004922:	00a3      	lsls	r3, r4, #2
 8004924:	f100 0514 	add.w	r5, r0, #20
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004934:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004938:	3301      	adds	r3, #1
 800493a:	429a      	cmp	r2, r3
 800493c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004940:	fbb2 f6f3 	udiv	r6, r2, r3
 8004944:	d32e      	bcc.n	80049a4 <quorem+0x96>
 8004946:	f04f 0a00 	mov.w	sl, #0
 800494a:	46c4      	mov	ip, r8
 800494c:	46ae      	mov	lr, r5
 800494e:	46d3      	mov	fp, sl
 8004950:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004954:	b298      	uxth	r0, r3
 8004956:	fb06 a000 	mla	r0, r6, r0, sl
 800495a:	0c02      	lsrs	r2, r0, #16
 800495c:	0c1b      	lsrs	r3, r3, #16
 800495e:	fb06 2303 	mla	r3, r6, r3, r2
 8004962:	f8de 2000 	ldr.w	r2, [lr]
 8004966:	b280      	uxth	r0, r0
 8004968:	b292      	uxth	r2, r2
 800496a:	1a12      	subs	r2, r2, r0
 800496c:	445a      	add	r2, fp
 800496e:	f8de 0000 	ldr.w	r0, [lr]
 8004972:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004976:	b29b      	uxth	r3, r3
 8004978:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800497c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004980:	b292      	uxth	r2, r2
 8004982:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004986:	45e1      	cmp	r9, ip
 8004988:	f84e 2b04 	str.w	r2, [lr], #4
 800498c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004990:	d2de      	bcs.n	8004950 <quorem+0x42>
 8004992:	9b00      	ldr	r3, [sp, #0]
 8004994:	58eb      	ldr	r3, [r5, r3]
 8004996:	b92b      	cbnz	r3, 80049a4 <quorem+0x96>
 8004998:	9b01      	ldr	r3, [sp, #4]
 800499a:	3b04      	subs	r3, #4
 800499c:	429d      	cmp	r5, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	d32f      	bcc.n	8004a02 <quorem+0xf4>
 80049a2:	613c      	str	r4, [r7, #16]
 80049a4:	4638      	mov	r0, r7
 80049a6:	f001 f979 	bl	8005c9c <__mcmp>
 80049aa:	2800      	cmp	r0, #0
 80049ac:	db25      	blt.n	80049fa <quorem+0xec>
 80049ae:	4629      	mov	r1, r5
 80049b0:	2000      	movs	r0, #0
 80049b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80049b6:	f8d1 c000 	ldr.w	ip, [r1]
 80049ba:	fa1f fe82 	uxth.w	lr, r2
 80049be:	fa1f f38c 	uxth.w	r3, ip
 80049c2:	eba3 030e 	sub.w	r3, r3, lr
 80049c6:	4403      	add	r3, r0
 80049c8:	0c12      	lsrs	r2, r2, #16
 80049ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80049ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d8:	45c1      	cmp	r9, r8
 80049da:	f841 3b04 	str.w	r3, [r1], #4
 80049de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80049e2:	d2e6      	bcs.n	80049b2 <quorem+0xa4>
 80049e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049ec:	b922      	cbnz	r2, 80049f8 <quorem+0xea>
 80049ee:	3b04      	subs	r3, #4
 80049f0:	429d      	cmp	r5, r3
 80049f2:	461a      	mov	r2, r3
 80049f4:	d30b      	bcc.n	8004a0e <quorem+0x100>
 80049f6:	613c      	str	r4, [r7, #16]
 80049f8:	3601      	adds	r6, #1
 80049fa:	4630      	mov	r0, r6
 80049fc:	b003      	add	sp, #12
 80049fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	3b04      	subs	r3, #4
 8004a06:	2a00      	cmp	r2, #0
 8004a08:	d1cb      	bne.n	80049a2 <quorem+0x94>
 8004a0a:	3c01      	subs	r4, #1
 8004a0c:	e7c6      	b.n	800499c <quorem+0x8e>
 8004a0e:	6812      	ldr	r2, [r2, #0]
 8004a10:	3b04      	subs	r3, #4
 8004a12:	2a00      	cmp	r2, #0
 8004a14:	d1ef      	bne.n	80049f6 <quorem+0xe8>
 8004a16:	3c01      	subs	r4, #1
 8004a18:	e7ea      	b.n	80049f0 <quorem+0xe2>
 8004a1a:	2000      	movs	r0, #0
 8004a1c:	e7ee      	b.n	80049fc <quorem+0xee>
	...

08004a20 <_dtoa_r>:
 8004a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a24:	69c7      	ldr	r7, [r0, #28]
 8004a26:	b099      	sub	sp, #100	@ 0x64
 8004a28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004a2c:	ec55 4b10 	vmov	r4, r5, d0
 8004a30:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004a32:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a34:	4683      	mov	fp, r0
 8004a36:	920e      	str	r2, [sp, #56]	@ 0x38
 8004a38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004a3a:	b97f      	cbnz	r7, 8004a5c <_dtoa_r+0x3c>
 8004a3c:	2010      	movs	r0, #16
 8004a3e:	f000 fdfd 	bl	800563c <malloc>
 8004a42:	4602      	mov	r2, r0
 8004a44:	f8cb 001c 	str.w	r0, [fp, #28]
 8004a48:	b920      	cbnz	r0, 8004a54 <_dtoa_r+0x34>
 8004a4a:	4ba7      	ldr	r3, [pc, #668]	@ (8004ce8 <_dtoa_r+0x2c8>)
 8004a4c:	21ef      	movs	r1, #239	@ 0xef
 8004a4e:	48a7      	ldr	r0, [pc, #668]	@ (8004cec <_dtoa_r+0x2cc>)
 8004a50:	f001 faf6 	bl	8006040 <__assert_func>
 8004a54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004a58:	6007      	str	r7, [r0, #0]
 8004a5a:	60c7      	str	r7, [r0, #12]
 8004a5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a60:	6819      	ldr	r1, [r3, #0]
 8004a62:	b159      	cbz	r1, 8004a7c <_dtoa_r+0x5c>
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	604a      	str	r2, [r1, #4]
 8004a68:	2301      	movs	r3, #1
 8004a6a:	4093      	lsls	r3, r2
 8004a6c:	608b      	str	r3, [r1, #8]
 8004a6e:	4658      	mov	r0, fp
 8004a70:	f000 feda 	bl	8005828 <_Bfree>
 8004a74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	1e2b      	subs	r3, r5, #0
 8004a7e:	bfb9      	ittee	lt
 8004a80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004a84:	9303      	strlt	r3, [sp, #12]
 8004a86:	2300      	movge	r3, #0
 8004a88:	6033      	strge	r3, [r6, #0]
 8004a8a:	9f03      	ldr	r7, [sp, #12]
 8004a8c:	4b98      	ldr	r3, [pc, #608]	@ (8004cf0 <_dtoa_r+0x2d0>)
 8004a8e:	bfbc      	itt	lt
 8004a90:	2201      	movlt	r2, #1
 8004a92:	6032      	strlt	r2, [r6, #0]
 8004a94:	43bb      	bics	r3, r7
 8004a96:	d112      	bne.n	8004abe <_dtoa_r+0x9e>
 8004a98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004a9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004aa4:	4323      	orrs	r3, r4
 8004aa6:	f000 854d 	beq.w	8005544 <_dtoa_r+0xb24>
 8004aaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004aac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004d04 <_dtoa_r+0x2e4>
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 854f 	beq.w	8005554 <_dtoa_r+0xb34>
 8004ab6:	f10a 0303 	add.w	r3, sl, #3
 8004aba:	f000 bd49 	b.w	8005550 <_dtoa_r+0xb30>
 8004abe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	ec51 0b17 	vmov	r0, r1, d7
 8004ac8:	2300      	movs	r3, #0
 8004aca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004ace:	f7fb fffb 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ad2:	4680      	mov	r8, r0
 8004ad4:	b158      	cbz	r0, 8004aee <_dtoa_r+0xce>
 8004ad6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004ad8:	2301      	movs	r3, #1
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004ade:	b113      	cbz	r3, 8004ae6 <_dtoa_r+0xc6>
 8004ae0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004ae2:	4b84      	ldr	r3, [pc, #528]	@ (8004cf4 <_dtoa_r+0x2d4>)
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004d08 <_dtoa_r+0x2e8>
 8004aea:	f000 bd33 	b.w	8005554 <_dtoa_r+0xb34>
 8004aee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004af2:	aa16      	add	r2, sp, #88	@ 0x58
 8004af4:	a917      	add	r1, sp, #92	@ 0x5c
 8004af6:	4658      	mov	r0, fp
 8004af8:	f001 f980 	bl	8005dfc <__d2b>
 8004afc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004b00:	4681      	mov	r9, r0
 8004b02:	2e00      	cmp	r6, #0
 8004b04:	d077      	beq.n	8004bf6 <_dtoa_r+0x1d6>
 8004b06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b08:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004b0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004b18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004b1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004b20:	4619      	mov	r1, r3
 8004b22:	2200      	movs	r2, #0
 8004b24:	4b74      	ldr	r3, [pc, #464]	@ (8004cf8 <_dtoa_r+0x2d8>)
 8004b26:	f7fb fbaf 	bl	8000288 <__aeabi_dsub>
 8004b2a:	a369      	add	r3, pc, #420	@ (adr r3, 8004cd0 <_dtoa_r+0x2b0>)
 8004b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b30:	f7fb fd62 	bl	80005f8 <__aeabi_dmul>
 8004b34:	a368      	add	r3, pc, #416	@ (adr r3, 8004cd8 <_dtoa_r+0x2b8>)
 8004b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3a:	f7fb fba7 	bl	800028c <__adddf3>
 8004b3e:	4604      	mov	r4, r0
 8004b40:	4630      	mov	r0, r6
 8004b42:	460d      	mov	r5, r1
 8004b44:	f7fb fcee 	bl	8000524 <__aeabi_i2d>
 8004b48:	a365      	add	r3, pc, #404	@ (adr r3, 8004ce0 <_dtoa_r+0x2c0>)
 8004b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4e:	f7fb fd53 	bl	80005f8 <__aeabi_dmul>
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4620      	mov	r0, r4
 8004b58:	4629      	mov	r1, r5
 8004b5a:	f7fb fb97 	bl	800028c <__adddf3>
 8004b5e:	4604      	mov	r4, r0
 8004b60:	460d      	mov	r5, r1
 8004b62:	f7fb fff9 	bl	8000b58 <__aeabi_d2iz>
 8004b66:	2200      	movs	r2, #0
 8004b68:	4607      	mov	r7, r0
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	4629      	mov	r1, r5
 8004b70:	f7fb ffb4 	bl	8000adc <__aeabi_dcmplt>
 8004b74:	b140      	cbz	r0, 8004b88 <_dtoa_r+0x168>
 8004b76:	4638      	mov	r0, r7
 8004b78:	f7fb fcd4 	bl	8000524 <__aeabi_i2d>
 8004b7c:	4622      	mov	r2, r4
 8004b7e:	462b      	mov	r3, r5
 8004b80:	f7fb ffa2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b84:	b900      	cbnz	r0, 8004b88 <_dtoa_r+0x168>
 8004b86:	3f01      	subs	r7, #1
 8004b88:	2f16      	cmp	r7, #22
 8004b8a:	d851      	bhi.n	8004c30 <_dtoa_r+0x210>
 8004b8c:	4b5b      	ldr	r3, [pc, #364]	@ (8004cfc <_dtoa_r+0x2dc>)
 8004b8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b9a:	f7fb ff9f 	bl	8000adc <__aeabi_dcmplt>
 8004b9e:	2800      	cmp	r0, #0
 8004ba0:	d048      	beq.n	8004c34 <_dtoa_r+0x214>
 8004ba2:	3f01      	subs	r7, #1
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	9312      	str	r3, [sp, #72]	@ 0x48
 8004ba8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004baa:	1b9b      	subs	r3, r3, r6
 8004bac:	1e5a      	subs	r2, r3, #1
 8004bae:	bf44      	itt	mi
 8004bb0:	f1c3 0801 	rsbmi	r8, r3, #1
 8004bb4:	2300      	movmi	r3, #0
 8004bb6:	9208      	str	r2, [sp, #32]
 8004bb8:	bf54      	ite	pl
 8004bba:	f04f 0800 	movpl.w	r8, #0
 8004bbe:	9308      	strmi	r3, [sp, #32]
 8004bc0:	2f00      	cmp	r7, #0
 8004bc2:	db39      	blt.n	8004c38 <_dtoa_r+0x218>
 8004bc4:	9b08      	ldr	r3, [sp, #32]
 8004bc6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004bc8:	443b      	add	r3, r7
 8004bca:	9308      	str	r3, [sp, #32]
 8004bcc:	2300      	movs	r3, #0
 8004bce:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bd2:	2b09      	cmp	r3, #9
 8004bd4:	d864      	bhi.n	8004ca0 <_dtoa_r+0x280>
 8004bd6:	2b05      	cmp	r3, #5
 8004bd8:	bfc4      	itt	gt
 8004bda:	3b04      	subgt	r3, #4
 8004bdc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004be0:	f1a3 0302 	sub.w	r3, r3, #2
 8004be4:	bfcc      	ite	gt
 8004be6:	2400      	movgt	r4, #0
 8004be8:	2401      	movle	r4, #1
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d863      	bhi.n	8004cb6 <_dtoa_r+0x296>
 8004bee:	e8df f003 	tbb	[pc, r3]
 8004bf2:	372a      	.short	0x372a
 8004bf4:	5535      	.short	0x5535
 8004bf6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004bfa:	441e      	add	r6, r3
 8004bfc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	bfc1      	itttt	gt
 8004c04:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004c08:	409f      	lslgt	r7, r3
 8004c0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004c0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004c12:	bfd6      	itet	le
 8004c14:	f1c3 0320 	rsble	r3, r3, #32
 8004c18:	ea47 0003 	orrgt.w	r0, r7, r3
 8004c1c:	fa04 f003 	lslle.w	r0, r4, r3
 8004c20:	f7fb fc70 	bl	8000504 <__aeabi_ui2d>
 8004c24:	2201      	movs	r2, #1
 8004c26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004c2a:	3e01      	subs	r6, #1
 8004c2c:	9214      	str	r2, [sp, #80]	@ 0x50
 8004c2e:	e777      	b.n	8004b20 <_dtoa_r+0x100>
 8004c30:	2301      	movs	r3, #1
 8004c32:	e7b8      	b.n	8004ba6 <_dtoa_r+0x186>
 8004c34:	9012      	str	r0, [sp, #72]	@ 0x48
 8004c36:	e7b7      	b.n	8004ba8 <_dtoa_r+0x188>
 8004c38:	427b      	negs	r3, r7
 8004c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	eba8 0807 	sub.w	r8, r8, r7
 8004c42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004c44:	e7c4      	b.n	8004bd0 <_dtoa_r+0x1b0>
 8004c46:	2300      	movs	r3, #0
 8004c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	dc35      	bgt.n	8004cbc <_dtoa_r+0x29c>
 8004c50:	2301      	movs	r3, #1
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	9307      	str	r3, [sp, #28]
 8004c56:	461a      	mov	r2, r3
 8004c58:	920e      	str	r2, [sp, #56]	@ 0x38
 8004c5a:	e00b      	b.n	8004c74 <_dtoa_r+0x254>
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e7f3      	b.n	8004c48 <_dtoa_r+0x228>
 8004c60:	2300      	movs	r3, #0
 8004c62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c66:	18fb      	adds	r3, r7, r3
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	9307      	str	r3, [sp, #28]
 8004c70:	bfb8      	it	lt
 8004c72:	2301      	movlt	r3, #1
 8004c74:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004c78:	2100      	movs	r1, #0
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	f102 0514 	add.w	r5, r2, #20
 8004c80:	429d      	cmp	r5, r3
 8004c82:	d91f      	bls.n	8004cc4 <_dtoa_r+0x2a4>
 8004c84:	6041      	str	r1, [r0, #4]
 8004c86:	4658      	mov	r0, fp
 8004c88:	f000 fd8e 	bl	80057a8 <_Balloc>
 8004c8c:	4682      	mov	sl, r0
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d13c      	bne.n	8004d0c <_dtoa_r+0x2ec>
 8004c92:	4b1b      	ldr	r3, [pc, #108]	@ (8004d00 <_dtoa_r+0x2e0>)
 8004c94:	4602      	mov	r2, r0
 8004c96:	f240 11af 	movw	r1, #431	@ 0x1af
 8004c9a:	e6d8      	b.n	8004a4e <_dtoa_r+0x2e>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e7e0      	b.n	8004c62 <_dtoa_r+0x242>
 8004ca0:	2401      	movs	r4, #1
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ca6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	9307      	str	r3, [sp, #28]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2312      	movs	r3, #18
 8004cb4:	e7d0      	b.n	8004c58 <_dtoa_r+0x238>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cba:	e7f5      	b.n	8004ca8 <_dtoa_r+0x288>
 8004cbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	9307      	str	r3, [sp, #28]
 8004cc2:	e7d7      	b.n	8004c74 <_dtoa_r+0x254>
 8004cc4:	3101      	adds	r1, #1
 8004cc6:	0052      	lsls	r2, r2, #1
 8004cc8:	e7d8      	b.n	8004c7c <_dtoa_r+0x25c>
 8004cca:	bf00      	nop
 8004ccc:	f3af 8000 	nop.w
 8004cd0:	636f4361 	.word	0x636f4361
 8004cd4:	3fd287a7 	.word	0x3fd287a7
 8004cd8:	8b60c8b3 	.word	0x8b60c8b3
 8004cdc:	3fc68a28 	.word	0x3fc68a28
 8004ce0:	509f79fb 	.word	0x509f79fb
 8004ce4:	3fd34413 	.word	0x3fd34413
 8004ce8:	080066e9 	.word	0x080066e9
 8004cec:	08006700 	.word	0x08006700
 8004cf0:	7ff00000 	.word	0x7ff00000
 8004cf4:	080066b9 	.word	0x080066b9
 8004cf8:	3ff80000 	.word	0x3ff80000
 8004cfc:	080067f8 	.word	0x080067f8
 8004d00:	08006758 	.word	0x08006758
 8004d04:	080066e5 	.word	0x080066e5
 8004d08:	080066b8 	.word	0x080066b8
 8004d0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d10:	6018      	str	r0, [r3, #0]
 8004d12:	9b07      	ldr	r3, [sp, #28]
 8004d14:	2b0e      	cmp	r3, #14
 8004d16:	f200 80a4 	bhi.w	8004e62 <_dtoa_r+0x442>
 8004d1a:	2c00      	cmp	r4, #0
 8004d1c:	f000 80a1 	beq.w	8004e62 <_dtoa_r+0x442>
 8004d20:	2f00      	cmp	r7, #0
 8004d22:	dd33      	ble.n	8004d8c <_dtoa_r+0x36c>
 8004d24:	4bad      	ldr	r3, [pc, #692]	@ (8004fdc <_dtoa_r+0x5bc>)
 8004d26:	f007 020f 	and.w	r2, r7, #15
 8004d2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d2e:	ed93 7b00 	vldr	d7, [r3]
 8004d32:	05f8      	lsls	r0, r7, #23
 8004d34:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004d38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004d3c:	d516      	bpl.n	8004d6c <_dtoa_r+0x34c>
 8004d3e:	4ba8      	ldr	r3, [pc, #672]	@ (8004fe0 <_dtoa_r+0x5c0>)
 8004d40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d48:	f7fb fd80 	bl	800084c <__aeabi_ddiv>
 8004d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d50:	f004 040f 	and.w	r4, r4, #15
 8004d54:	2603      	movs	r6, #3
 8004d56:	4da2      	ldr	r5, [pc, #648]	@ (8004fe0 <_dtoa_r+0x5c0>)
 8004d58:	b954      	cbnz	r4, 8004d70 <_dtoa_r+0x350>
 8004d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d62:	f7fb fd73 	bl	800084c <__aeabi_ddiv>
 8004d66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d6a:	e028      	b.n	8004dbe <_dtoa_r+0x39e>
 8004d6c:	2602      	movs	r6, #2
 8004d6e:	e7f2      	b.n	8004d56 <_dtoa_r+0x336>
 8004d70:	07e1      	lsls	r1, r4, #31
 8004d72:	d508      	bpl.n	8004d86 <_dtoa_r+0x366>
 8004d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d7c:	f7fb fc3c 	bl	80005f8 <__aeabi_dmul>
 8004d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d84:	3601      	adds	r6, #1
 8004d86:	1064      	asrs	r4, r4, #1
 8004d88:	3508      	adds	r5, #8
 8004d8a:	e7e5      	b.n	8004d58 <_dtoa_r+0x338>
 8004d8c:	f000 80d2 	beq.w	8004f34 <_dtoa_r+0x514>
 8004d90:	427c      	negs	r4, r7
 8004d92:	4b92      	ldr	r3, [pc, #584]	@ (8004fdc <_dtoa_r+0x5bc>)
 8004d94:	4d92      	ldr	r5, [pc, #584]	@ (8004fe0 <_dtoa_r+0x5c0>)
 8004d96:	f004 020f 	and.w	r2, r4, #15
 8004d9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004da6:	f7fb fc27 	bl	80005f8 <__aeabi_dmul>
 8004daa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dae:	1124      	asrs	r4, r4, #4
 8004db0:	2300      	movs	r3, #0
 8004db2:	2602      	movs	r6, #2
 8004db4:	2c00      	cmp	r4, #0
 8004db6:	f040 80b2 	bne.w	8004f1e <_dtoa_r+0x4fe>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1d3      	bne.n	8004d66 <_dtoa_r+0x346>
 8004dbe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004dc0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 80b7 	beq.w	8004f38 <_dtoa_r+0x518>
 8004dca:	4b86      	ldr	r3, [pc, #536]	@ (8004fe4 <_dtoa_r+0x5c4>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	f7fb fe83 	bl	8000adc <__aeabi_dcmplt>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f000 80ae 	beq.w	8004f38 <_dtoa_r+0x518>
 8004ddc:	9b07      	ldr	r3, [sp, #28]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 80aa 	beq.w	8004f38 <_dtoa_r+0x518>
 8004de4:	9b00      	ldr	r3, [sp, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	dd37      	ble.n	8004e5a <_dtoa_r+0x43a>
 8004dea:	1e7b      	subs	r3, r7, #1
 8004dec:	9304      	str	r3, [sp, #16]
 8004dee:	4620      	mov	r0, r4
 8004df0:	4b7d      	ldr	r3, [pc, #500]	@ (8004fe8 <_dtoa_r+0x5c8>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	4629      	mov	r1, r5
 8004df6:	f7fb fbff 	bl	80005f8 <__aeabi_dmul>
 8004dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dfe:	9c00      	ldr	r4, [sp, #0]
 8004e00:	3601      	adds	r6, #1
 8004e02:	4630      	mov	r0, r6
 8004e04:	f7fb fb8e 	bl	8000524 <__aeabi_i2d>
 8004e08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e0c:	f7fb fbf4 	bl	80005f8 <__aeabi_dmul>
 8004e10:	4b76      	ldr	r3, [pc, #472]	@ (8004fec <_dtoa_r+0x5cc>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	f7fb fa3a 	bl	800028c <__adddf3>
 8004e18:	4605      	mov	r5, r0
 8004e1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004e1e:	2c00      	cmp	r4, #0
 8004e20:	f040 808d 	bne.w	8004f3e <_dtoa_r+0x51e>
 8004e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e28:	4b71      	ldr	r3, [pc, #452]	@ (8004ff0 <_dtoa_r+0x5d0>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f7fb fa2c 	bl	8000288 <__aeabi_dsub>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004e38:	462a      	mov	r2, r5
 8004e3a:	4633      	mov	r3, r6
 8004e3c:	f7fb fe6c 	bl	8000b18 <__aeabi_dcmpgt>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f040 828b 	bne.w	800535c <_dtoa_r+0x93c>
 8004e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e4a:	462a      	mov	r2, r5
 8004e4c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e50:	f7fb fe44 	bl	8000adc <__aeabi_dcmplt>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	f040 8128 	bne.w	80050aa <_dtoa_r+0x68a>
 8004e5a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004e5e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004e62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f2c0 815a 	blt.w	800511e <_dtoa_r+0x6fe>
 8004e6a:	2f0e      	cmp	r7, #14
 8004e6c:	f300 8157 	bgt.w	800511e <_dtoa_r+0x6fe>
 8004e70:	4b5a      	ldr	r3, [pc, #360]	@ (8004fdc <_dtoa_r+0x5bc>)
 8004e72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e76:	ed93 7b00 	vldr	d7, [r3]
 8004e7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	ed8d 7b00 	vstr	d7, [sp]
 8004e82:	da03      	bge.n	8004e8c <_dtoa_r+0x46c>
 8004e84:	9b07      	ldr	r3, [sp, #28]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f340 8101 	ble.w	800508e <_dtoa_r+0x66e>
 8004e8c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004e90:	4656      	mov	r6, sl
 8004e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e96:	4620      	mov	r0, r4
 8004e98:	4629      	mov	r1, r5
 8004e9a:	f7fb fcd7 	bl	800084c <__aeabi_ddiv>
 8004e9e:	f7fb fe5b 	bl	8000b58 <__aeabi_d2iz>
 8004ea2:	4680      	mov	r8, r0
 8004ea4:	f7fb fb3e 	bl	8000524 <__aeabi_i2d>
 8004ea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004eac:	f7fb fba4 	bl	80005f8 <__aeabi_dmul>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004ebc:	f7fb f9e4 	bl	8000288 <__aeabi_dsub>
 8004ec0:	f806 4b01 	strb.w	r4, [r6], #1
 8004ec4:	9d07      	ldr	r5, [sp, #28]
 8004ec6:	eba6 040a 	sub.w	r4, r6, sl
 8004eca:	42a5      	cmp	r5, r4
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	f040 8117 	bne.w	8005102 <_dtoa_r+0x6e2>
 8004ed4:	f7fb f9da 	bl	800028c <__adddf3>
 8004ed8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004edc:	4604      	mov	r4, r0
 8004ede:	460d      	mov	r5, r1
 8004ee0:	f7fb fe1a 	bl	8000b18 <__aeabi_dcmpgt>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f040 80f9 	bne.w	80050dc <_dtoa_r+0x6bc>
 8004eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004eee:	4620      	mov	r0, r4
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	f7fb fde9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ef6:	b118      	cbz	r0, 8004f00 <_dtoa_r+0x4e0>
 8004ef8:	f018 0f01 	tst.w	r8, #1
 8004efc:	f040 80ee 	bne.w	80050dc <_dtoa_r+0x6bc>
 8004f00:	4649      	mov	r1, r9
 8004f02:	4658      	mov	r0, fp
 8004f04:	f000 fc90 	bl	8005828 <_Bfree>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	7033      	strb	r3, [r6, #0]
 8004f0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004f0e:	3701      	adds	r7, #1
 8004f10:	601f      	str	r7, [r3, #0]
 8004f12:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 831d 	beq.w	8005554 <_dtoa_r+0xb34>
 8004f1a:	601e      	str	r6, [r3, #0]
 8004f1c:	e31a      	b.n	8005554 <_dtoa_r+0xb34>
 8004f1e:	07e2      	lsls	r2, r4, #31
 8004f20:	d505      	bpl.n	8004f2e <_dtoa_r+0x50e>
 8004f22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f26:	f7fb fb67 	bl	80005f8 <__aeabi_dmul>
 8004f2a:	3601      	adds	r6, #1
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	1064      	asrs	r4, r4, #1
 8004f30:	3508      	adds	r5, #8
 8004f32:	e73f      	b.n	8004db4 <_dtoa_r+0x394>
 8004f34:	2602      	movs	r6, #2
 8004f36:	e742      	b.n	8004dbe <_dtoa_r+0x39e>
 8004f38:	9c07      	ldr	r4, [sp, #28]
 8004f3a:	9704      	str	r7, [sp, #16]
 8004f3c:	e761      	b.n	8004e02 <_dtoa_r+0x3e2>
 8004f3e:	4b27      	ldr	r3, [pc, #156]	@ (8004fdc <_dtoa_r+0x5bc>)
 8004f40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f4a:	4454      	add	r4, sl
 8004f4c:	2900      	cmp	r1, #0
 8004f4e:	d053      	beq.n	8004ff8 <_dtoa_r+0x5d8>
 8004f50:	4928      	ldr	r1, [pc, #160]	@ (8004ff4 <_dtoa_r+0x5d4>)
 8004f52:	2000      	movs	r0, #0
 8004f54:	f7fb fc7a 	bl	800084c <__aeabi_ddiv>
 8004f58:	4633      	mov	r3, r6
 8004f5a:	462a      	mov	r2, r5
 8004f5c:	f7fb f994 	bl	8000288 <__aeabi_dsub>
 8004f60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f64:	4656      	mov	r6, sl
 8004f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f6a:	f7fb fdf5 	bl	8000b58 <__aeabi_d2iz>
 8004f6e:	4605      	mov	r5, r0
 8004f70:	f7fb fad8 	bl	8000524 <__aeabi_i2d>
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f7c:	f7fb f984 	bl	8000288 <__aeabi_dsub>
 8004f80:	3530      	adds	r5, #48	@ 0x30
 8004f82:	4602      	mov	r2, r0
 8004f84:	460b      	mov	r3, r1
 8004f86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f8a:	f806 5b01 	strb.w	r5, [r6], #1
 8004f8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004f92:	f7fb fda3 	bl	8000adc <__aeabi_dcmplt>
 8004f96:	2800      	cmp	r0, #0
 8004f98:	d171      	bne.n	800507e <_dtoa_r+0x65e>
 8004f9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f9e:	4911      	ldr	r1, [pc, #68]	@ (8004fe4 <_dtoa_r+0x5c4>)
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	f7fb f971 	bl	8000288 <__aeabi_dsub>
 8004fa6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004faa:	f7fb fd97 	bl	8000adc <__aeabi_dcmplt>
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	f040 8095 	bne.w	80050de <_dtoa_r+0x6be>
 8004fb4:	42a6      	cmp	r6, r4
 8004fb6:	f43f af50 	beq.w	8004e5a <_dtoa_r+0x43a>
 8004fba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe8 <_dtoa_r+0x5c8>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f7fb fb19 	bl	80005f8 <__aeabi_dmul>
 8004fc6:	4b08      	ldr	r3, [pc, #32]	@ (8004fe8 <_dtoa_r+0x5c8>)
 8004fc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004fcc:	2200      	movs	r2, #0
 8004fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fd2:	f7fb fb11 	bl	80005f8 <__aeabi_dmul>
 8004fd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fda:	e7c4      	b.n	8004f66 <_dtoa_r+0x546>
 8004fdc:	080067f8 	.word	0x080067f8
 8004fe0:	080067d0 	.word	0x080067d0
 8004fe4:	3ff00000 	.word	0x3ff00000
 8004fe8:	40240000 	.word	0x40240000
 8004fec:	401c0000 	.word	0x401c0000
 8004ff0:	40140000 	.word	0x40140000
 8004ff4:	3fe00000 	.word	0x3fe00000
 8004ff8:	4631      	mov	r1, r6
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	f7fb fafc 	bl	80005f8 <__aeabi_dmul>
 8005000:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005004:	9415      	str	r4, [sp, #84]	@ 0x54
 8005006:	4656      	mov	r6, sl
 8005008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800500c:	f7fb fda4 	bl	8000b58 <__aeabi_d2iz>
 8005010:	4605      	mov	r5, r0
 8005012:	f7fb fa87 	bl	8000524 <__aeabi_i2d>
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800501e:	f7fb f933 	bl	8000288 <__aeabi_dsub>
 8005022:	3530      	adds	r5, #48	@ 0x30
 8005024:	f806 5b01 	strb.w	r5, [r6], #1
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	42a6      	cmp	r6, r4
 800502e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005032:	f04f 0200 	mov.w	r2, #0
 8005036:	d124      	bne.n	8005082 <_dtoa_r+0x662>
 8005038:	4bac      	ldr	r3, [pc, #688]	@ (80052ec <_dtoa_r+0x8cc>)
 800503a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800503e:	f7fb f925 	bl	800028c <__adddf3>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800504a:	f7fb fd65 	bl	8000b18 <__aeabi_dcmpgt>
 800504e:	2800      	cmp	r0, #0
 8005050:	d145      	bne.n	80050de <_dtoa_r+0x6be>
 8005052:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005056:	49a5      	ldr	r1, [pc, #660]	@ (80052ec <_dtoa_r+0x8cc>)
 8005058:	2000      	movs	r0, #0
 800505a:	f7fb f915 	bl	8000288 <__aeabi_dsub>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005066:	f7fb fd39 	bl	8000adc <__aeabi_dcmplt>
 800506a:	2800      	cmp	r0, #0
 800506c:	f43f aef5 	beq.w	8004e5a <_dtoa_r+0x43a>
 8005070:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005072:	1e73      	subs	r3, r6, #1
 8005074:	9315      	str	r3, [sp, #84]	@ 0x54
 8005076:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800507a:	2b30      	cmp	r3, #48	@ 0x30
 800507c:	d0f8      	beq.n	8005070 <_dtoa_r+0x650>
 800507e:	9f04      	ldr	r7, [sp, #16]
 8005080:	e73e      	b.n	8004f00 <_dtoa_r+0x4e0>
 8005082:	4b9b      	ldr	r3, [pc, #620]	@ (80052f0 <_dtoa_r+0x8d0>)
 8005084:	f7fb fab8 	bl	80005f8 <__aeabi_dmul>
 8005088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800508c:	e7bc      	b.n	8005008 <_dtoa_r+0x5e8>
 800508e:	d10c      	bne.n	80050aa <_dtoa_r+0x68a>
 8005090:	4b98      	ldr	r3, [pc, #608]	@ (80052f4 <_dtoa_r+0x8d4>)
 8005092:	2200      	movs	r2, #0
 8005094:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005098:	f7fb faae 	bl	80005f8 <__aeabi_dmul>
 800509c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050a0:	f7fb fd30 	bl	8000b04 <__aeabi_dcmpge>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	f000 8157 	beq.w	8005358 <_dtoa_r+0x938>
 80050aa:	2400      	movs	r4, #0
 80050ac:	4625      	mov	r5, r4
 80050ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80050b0:	43db      	mvns	r3, r3
 80050b2:	9304      	str	r3, [sp, #16]
 80050b4:	4656      	mov	r6, sl
 80050b6:	2700      	movs	r7, #0
 80050b8:	4621      	mov	r1, r4
 80050ba:	4658      	mov	r0, fp
 80050bc:	f000 fbb4 	bl	8005828 <_Bfree>
 80050c0:	2d00      	cmp	r5, #0
 80050c2:	d0dc      	beq.n	800507e <_dtoa_r+0x65e>
 80050c4:	b12f      	cbz	r7, 80050d2 <_dtoa_r+0x6b2>
 80050c6:	42af      	cmp	r7, r5
 80050c8:	d003      	beq.n	80050d2 <_dtoa_r+0x6b2>
 80050ca:	4639      	mov	r1, r7
 80050cc:	4658      	mov	r0, fp
 80050ce:	f000 fbab 	bl	8005828 <_Bfree>
 80050d2:	4629      	mov	r1, r5
 80050d4:	4658      	mov	r0, fp
 80050d6:	f000 fba7 	bl	8005828 <_Bfree>
 80050da:	e7d0      	b.n	800507e <_dtoa_r+0x65e>
 80050dc:	9704      	str	r7, [sp, #16]
 80050de:	4633      	mov	r3, r6
 80050e0:	461e      	mov	r6, r3
 80050e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050e6:	2a39      	cmp	r2, #57	@ 0x39
 80050e8:	d107      	bne.n	80050fa <_dtoa_r+0x6da>
 80050ea:	459a      	cmp	sl, r3
 80050ec:	d1f8      	bne.n	80050e0 <_dtoa_r+0x6c0>
 80050ee:	9a04      	ldr	r2, [sp, #16]
 80050f0:	3201      	adds	r2, #1
 80050f2:	9204      	str	r2, [sp, #16]
 80050f4:	2230      	movs	r2, #48	@ 0x30
 80050f6:	f88a 2000 	strb.w	r2, [sl]
 80050fa:	781a      	ldrb	r2, [r3, #0]
 80050fc:	3201      	adds	r2, #1
 80050fe:	701a      	strb	r2, [r3, #0]
 8005100:	e7bd      	b.n	800507e <_dtoa_r+0x65e>
 8005102:	4b7b      	ldr	r3, [pc, #492]	@ (80052f0 <_dtoa_r+0x8d0>)
 8005104:	2200      	movs	r2, #0
 8005106:	f7fb fa77 	bl	80005f8 <__aeabi_dmul>
 800510a:	2200      	movs	r2, #0
 800510c:	2300      	movs	r3, #0
 800510e:	4604      	mov	r4, r0
 8005110:	460d      	mov	r5, r1
 8005112:	f7fb fcd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005116:	2800      	cmp	r0, #0
 8005118:	f43f aebb 	beq.w	8004e92 <_dtoa_r+0x472>
 800511c:	e6f0      	b.n	8004f00 <_dtoa_r+0x4e0>
 800511e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005120:	2a00      	cmp	r2, #0
 8005122:	f000 80db 	beq.w	80052dc <_dtoa_r+0x8bc>
 8005126:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005128:	2a01      	cmp	r2, #1
 800512a:	f300 80bf 	bgt.w	80052ac <_dtoa_r+0x88c>
 800512e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005130:	2a00      	cmp	r2, #0
 8005132:	f000 80b7 	beq.w	80052a4 <_dtoa_r+0x884>
 8005136:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800513a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800513c:	4646      	mov	r6, r8
 800513e:	9a08      	ldr	r2, [sp, #32]
 8005140:	2101      	movs	r1, #1
 8005142:	441a      	add	r2, r3
 8005144:	4658      	mov	r0, fp
 8005146:	4498      	add	r8, r3
 8005148:	9208      	str	r2, [sp, #32]
 800514a:	f000 fc21 	bl	8005990 <__i2b>
 800514e:	4605      	mov	r5, r0
 8005150:	b15e      	cbz	r6, 800516a <_dtoa_r+0x74a>
 8005152:	9b08      	ldr	r3, [sp, #32]
 8005154:	2b00      	cmp	r3, #0
 8005156:	dd08      	ble.n	800516a <_dtoa_r+0x74a>
 8005158:	42b3      	cmp	r3, r6
 800515a:	9a08      	ldr	r2, [sp, #32]
 800515c:	bfa8      	it	ge
 800515e:	4633      	movge	r3, r6
 8005160:	eba8 0803 	sub.w	r8, r8, r3
 8005164:	1af6      	subs	r6, r6, r3
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	9308      	str	r3, [sp, #32]
 800516a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800516c:	b1f3      	cbz	r3, 80051ac <_dtoa_r+0x78c>
 800516e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 80b7 	beq.w	80052e4 <_dtoa_r+0x8c4>
 8005176:	b18c      	cbz	r4, 800519c <_dtoa_r+0x77c>
 8005178:	4629      	mov	r1, r5
 800517a:	4622      	mov	r2, r4
 800517c:	4658      	mov	r0, fp
 800517e:	f000 fcc7 	bl	8005b10 <__pow5mult>
 8005182:	464a      	mov	r2, r9
 8005184:	4601      	mov	r1, r0
 8005186:	4605      	mov	r5, r0
 8005188:	4658      	mov	r0, fp
 800518a:	f000 fc17 	bl	80059bc <__multiply>
 800518e:	4649      	mov	r1, r9
 8005190:	9004      	str	r0, [sp, #16]
 8005192:	4658      	mov	r0, fp
 8005194:	f000 fb48 	bl	8005828 <_Bfree>
 8005198:	9b04      	ldr	r3, [sp, #16]
 800519a:	4699      	mov	r9, r3
 800519c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800519e:	1b1a      	subs	r2, r3, r4
 80051a0:	d004      	beq.n	80051ac <_dtoa_r+0x78c>
 80051a2:	4649      	mov	r1, r9
 80051a4:	4658      	mov	r0, fp
 80051a6:	f000 fcb3 	bl	8005b10 <__pow5mult>
 80051aa:	4681      	mov	r9, r0
 80051ac:	2101      	movs	r1, #1
 80051ae:	4658      	mov	r0, fp
 80051b0:	f000 fbee 	bl	8005990 <__i2b>
 80051b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051b6:	4604      	mov	r4, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 81cf 	beq.w	800555c <_dtoa_r+0xb3c>
 80051be:	461a      	mov	r2, r3
 80051c0:	4601      	mov	r1, r0
 80051c2:	4658      	mov	r0, fp
 80051c4:	f000 fca4 	bl	8005b10 <__pow5mult>
 80051c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	4604      	mov	r4, r0
 80051ce:	f300 8095 	bgt.w	80052fc <_dtoa_r+0x8dc>
 80051d2:	9b02      	ldr	r3, [sp, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 8087 	bne.w	80052e8 <_dtoa_r+0x8c8>
 80051da:	9b03      	ldr	r3, [sp, #12]
 80051dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f040 8089 	bne.w	80052f8 <_dtoa_r+0x8d8>
 80051e6:	9b03      	ldr	r3, [sp, #12]
 80051e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051ec:	0d1b      	lsrs	r3, r3, #20
 80051ee:	051b      	lsls	r3, r3, #20
 80051f0:	b12b      	cbz	r3, 80051fe <_dtoa_r+0x7de>
 80051f2:	9b08      	ldr	r3, [sp, #32]
 80051f4:	3301      	adds	r3, #1
 80051f6:	9308      	str	r3, [sp, #32]
 80051f8:	f108 0801 	add.w	r8, r8, #1
 80051fc:	2301      	movs	r3, #1
 80051fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005200:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 81b0 	beq.w	8005568 <_dtoa_r+0xb48>
 8005208:	6923      	ldr	r3, [r4, #16]
 800520a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800520e:	6918      	ldr	r0, [r3, #16]
 8005210:	f000 fb72 	bl	80058f8 <__hi0bits>
 8005214:	f1c0 0020 	rsb	r0, r0, #32
 8005218:	9b08      	ldr	r3, [sp, #32]
 800521a:	4418      	add	r0, r3
 800521c:	f010 001f 	ands.w	r0, r0, #31
 8005220:	d077      	beq.n	8005312 <_dtoa_r+0x8f2>
 8005222:	f1c0 0320 	rsb	r3, r0, #32
 8005226:	2b04      	cmp	r3, #4
 8005228:	dd6b      	ble.n	8005302 <_dtoa_r+0x8e2>
 800522a:	9b08      	ldr	r3, [sp, #32]
 800522c:	f1c0 001c 	rsb	r0, r0, #28
 8005230:	4403      	add	r3, r0
 8005232:	4480      	add	r8, r0
 8005234:	4406      	add	r6, r0
 8005236:	9308      	str	r3, [sp, #32]
 8005238:	f1b8 0f00 	cmp.w	r8, #0
 800523c:	dd05      	ble.n	800524a <_dtoa_r+0x82a>
 800523e:	4649      	mov	r1, r9
 8005240:	4642      	mov	r2, r8
 8005242:	4658      	mov	r0, fp
 8005244:	f000 fcbe 	bl	8005bc4 <__lshift>
 8005248:	4681      	mov	r9, r0
 800524a:	9b08      	ldr	r3, [sp, #32]
 800524c:	2b00      	cmp	r3, #0
 800524e:	dd05      	ble.n	800525c <_dtoa_r+0x83c>
 8005250:	4621      	mov	r1, r4
 8005252:	461a      	mov	r2, r3
 8005254:	4658      	mov	r0, fp
 8005256:	f000 fcb5 	bl	8005bc4 <__lshift>
 800525a:	4604      	mov	r4, r0
 800525c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800525e:	2b00      	cmp	r3, #0
 8005260:	d059      	beq.n	8005316 <_dtoa_r+0x8f6>
 8005262:	4621      	mov	r1, r4
 8005264:	4648      	mov	r0, r9
 8005266:	f000 fd19 	bl	8005c9c <__mcmp>
 800526a:	2800      	cmp	r0, #0
 800526c:	da53      	bge.n	8005316 <_dtoa_r+0x8f6>
 800526e:	1e7b      	subs	r3, r7, #1
 8005270:	9304      	str	r3, [sp, #16]
 8005272:	4649      	mov	r1, r9
 8005274:	2300      	movs	r3, #0
 8005276:	220a      	movs	r2, #10
 8005278:	4658      	mov	r0, fp
 800527a:	f000 faf7 	bl	800586c <__multadd>
 800527e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005280:	4681      	mov	r9, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 8172 	beq.w	800556c <_dtoa_r+0xb4c>
 8005288:	2300      	movs	r3, #0
 800528a:	4629      	mov	r1, r5
 800528c:	220a      	movs	r2, #10
 800528e:	4658      	mov	r0, fp
 8005290:	f000 faec 	bl	800586c <__multadd>
 8005294:	9b00      	ldr	r3, [sp, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	4605      	mov	r5, r0
 800529a:	dc67      	bgt.n	800536c <_dtoa_r+0x94c>
 800529c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800529e:	2b02      	cmp	r3, #2
 80052a0:	dc41      	bgt.n	8005326 <_dtoa_r+0x906>
 80052a2:	e063      	b.n	800536c <_dtoa_r+0x94c>
 80052a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80052a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80052aa:	e746      	b.n	800513a <_dtoa_r+0x71a>
 80052ac:	9b07      	ldr	r3, [sp, #28]
 80052ae:	1e5c      	subs	r4, r3, #1
 80052b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052b2:	42a3      	cmp	r3, r4
 80052b4:	bfbf      	itttt	lt
 80052b6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80052b8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80052ba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80052bc:	1ae3      	sublt	r3, r4, r3
 80052be:	bfb4      	ite	lt
 80052c0:	18d2      	addlt	r2, r2, r3
 80052c2:	1b1c      	subge	r4, r3, r4
 80052c4:	9b07      	ldr	r3, [sp, #28]
 80052c6:	bfbc      	itt	lt
 80052c8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80052ca:	2400      	movlt	r4, #0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	bfb5      	itete	lt
 80052d0:	eba8 0603 	sublt.w	r6, r8, r3
 80052d4:	9b07      	ldrge	r3, [sp, #28]
 80052d6:	2300      	movlt	r3, #0
 80052d8:	4646      	movge	r6, r8
 80052da:	e730      	b.n	800513e <_dtoa_r+0x71e>
 80052dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80052e0:	4646      	mov	r6, r8
 80052e2:	e735      	b.n	8005150 <_dtoa_r+0x730>
 80052e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052e6:	e75c      	b.n	80051a2 <_dtoa_r+0x782>
 80052e8:	2300      	movs	r3, #0
 80052ea:	e788      	b.n	80051fe <_dtoa_r+0x7de>
 80052ec:	3fe00000 	.word	0x3fe00000
 80052f0:	40240000 	.word	0x40240000
 80052f4:	40140000 	.word	0x40140000
 80052f8:	9b02      	ldr	r3, [sp, #8]
 80052fa:	e780      	b.n	80051fe <_dtoa_r+0x7de>
 80052fc:	2300      	movs	r3, #0
 80052fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8005300:	e782      	b.n	8005208 <_dtoa_r+0x7e8>
 8005302:	d099      	beq.n	8005238 <_dtoa_r+0x818>
 8005304:	9a08      	ldr	r2, [sp, #32]
 8005306:	331c      	adds	r3, #28
 8005308:	441a      	add	r2, r3
 800530a:	4498      	add	r8, r3
 800530c:	441e      	add	r6, r3
 800530e:	9208      	str	r2, [sp, #32]
 8005310:	e792      	b.n	8005238 <_dtoa_r+0x818>
 8005312:	4603      	mov	r3, r0
 8005314:	e7f6      	b.n	8005304 <_dtoa_r+0x8e4>
 8005316:	9b07      	ldr	r3, [sp, #28]
 8005318:	9704      	str	r7, [sp, #16]
 800531a:	2b00      	cmp	r3, #0
 800531c:	dc20      	bgt.n	8005360 <_dtoa_r+0x940>
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005322:	2b02      	cmp	r3, #2
 8005324:	dd1e      	ble.n	8005364 <_dtoa_r+0x944>
 8005326:	9b00      	ldr	r3, [sp, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	f47f aec0 	bne.w	80050ae <_dtoa_r+0x68e>
 800532e:	4621      	mov	r1, r4
 8005330:	2205      	movs	r2, #5
 8005332:	4658      	mov	r0, fp
 8005334:	f000 fa9a 	bl	800586c <__multadd>
 8005338:	4601      	mov	r1, r0
 800533a:	4604      	mov	r4, r0
 800533c:	4648      	mov	r0, r9
 800533e:	f000 fcad 	bl	8005c9c <__mcmp>
 8005342:	2800      	cmp	r0, #0
 8005344:	f77f aeb3 	ble.w	80050ae <_dtoa_r+0x68e>
 8005348:	4656      	mov	r6, sl
 800534a:	2331      	movs	r3, #49	@ 0x31
 800534c:	f806 3b01 	strb.w	r3, [r6], #1
 8005350:	9b04      	ldr	r3, [sp, #16]
 8005352:	3301      	adds	r3, #1
 8005354:	9304      	str	r3, [sp, #16]
 8005356:	e6ae      	b.n	80050b6 <_dtoa_r+0x696>
 8005358:	9c07      	ldr	r4, [sp, #28]
 800535a:	9704      	str	r7, [sp, #16]
 800535c:	4625      	mov	r5, r4
 800535e:	e7f3      	b.n	8005348 <_dtoa_r+0x928>
 8005360:	9b07      	ldr	r3, [sp, #28]
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 8104 	beq.w	8005574 <_dtoa_r+0xb54>
 800536c:	2e00      	cmp	r6, #0
 800536e:	dd05      	ble.n	800537c <_dtoa_r+0x95c>
 8005370:	4629      	mov	r1, r5
 8005372:	4632      	mov	r2, r6
 8005374:	4658      	mov	r0, fp
 8005376:	f000 fc25 	bl	8005bc4 <__lshift>
 800537a:	4605      	mov	r5, r0
 800537c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800537e:	2b00      	cmp	r3, #0
 8005380:	d05a      	beq.n	8005438 <_dtoa_r+0xa18>
 8005382:	6869      	ldr	r1, [r5, #4]
 8005384:	4658      	mov	r0, fp
 8005386:	f000 fa0f 	bl	80057a8 <_Balloc>
 800538a:	4606      	mov	r6, r0
 800538c:	b928      	cbnz	r0, 800539a <_dtoa_r+0x97a>
 800538e:	4b84      	ldr	r3, [pc, #528]	@ (80055a0 <_dtoa_r+0xb80>)
 8005390:	4602      	mov	r2, r0
 8005392:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005396:	f7ff bb5a 	b.w	8004a4e <_dtoa_r+0x2e>
 800539a:	692a      	ldr	r2, [r5, #16]
 800539c:	3202      	adds	r2, #2
 800539e:	0092      	lsls	r2, r2, #2
 80053a0:	f105 010c 	add.w	r1, r5, #12
 80053a4:	300c      	adds	r0, #12
 80053a6:	f000 fe3d 	bl	8006024 <memcpy>
 80053aa:	2201      	movs	r2, #1
 80053ac:	4631      	mov	r1, r6
 80053ae:	4658      	mov	r0, fp
 80053b0:	f000 fc08 	bl	8005bc4 <__lshift>
 80053b4:	f10a 0301 	add.w	r3, sl, #1
 80053b8:	9307      	str	r3, [sp, #28]
 80053ba:	9b00      	ldr	r3, [sp, #0]
 80053bc:	4453      	add	r3, sl
 80053be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053c0:	9b02      	ldr	r3, [sp, #8]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	462f      	mov	r7, r5
 80053c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ca:	4605      	mov	r5, r0
 80053cc:	9b07      	ldr	r3, [sp, #28]
 80053ce:	4621      	mov	r1, r4
 80053d0:	3b01      	subs	r3, #1
 80053d2:	4648      	mov	r0, r9
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	f7ff fa9a 	bl	800490e <quorem>
 80053da:	4639      	mov	r1, r7
 80053dc:	9002      	str	r0, [sp, #8]
 80053de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80053e2:	4648      	mov	r0, r9
 80053e4:	f000 fc5a 	bl	8005c9c <__mcmp>
 80053e8:	462a      	mov	r2, r5
 80053ea:	9008      	str	r0, [sp, #32]
 80053ec:	4621      	mov	r1, r4
 80053ee:	4658      	mov	r0, fp
 80053f0:	f000 fc70 	bl	8005cd4 <__mdiff>
 80053f4:	68c2      	ldr	r2, [r0, #12]
 80053f6:	4606      	mov	r6, r0
 80053f8:	bb02      	cbnz	r2, 800543c <_dtoa_r+0xa1c>
 80053fa:	4601      	mov	r1, r0
 80053fc:	4648      	mov	r0, r9
 80053fe:	f000 fc4d 	bl	8005c9c <__mcmp>
 8005402:	4602      	mov	r2, r0
 8005404:	4631      	mov	r1, r6
 8005406:	4658      	mov	r0, fp
 8005408:	920e      	str	r2, [sp, #56]	@ 0x38
 800540a:	f000 fa0d 	bl	8005828 <_Bfree>
 800540e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005410:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005412:	9e07      	ldr	r6, [sp, #28]
 8005414:	ea43 0102 	orr.w	r1, r3, r2
 8005418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800541a:	4319      	orrs	r1, r3
 800541c:	d110      	bne.n	8005440 <_dtoa_r+0xa20>
 800541e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005422:	d029      	beq.n	8005478 <_dtoa_r+0xa58>
 8005424:	9b08      	ldr	r3, [sp, #32]
 8005426:	2b00      	cmp	r3, #0
 8005428:	dd02      	ble.n	8005430 <_dtoa_r+0xa10>
 800542a:	9b02      	ldr	r3, [sp, #8]
 800542c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005430:	9b00      	ldr	r3, [sp, #0]
 8005432:	f883 8000 	strb.w	r8, [r3]
 8005436:	e63f      	b.n	80050b8 <_dtoa_r+0x698>
 8005438:	4628      	mov	r0, r5
 800543a:	e7bb      	b.n	80053b4 <_dtoa_r+0x994>
 800543c:	2201      	movs	r2, #1
 800543e:	e7e1      	b.n	8005404 <_dtoa_r+0x9e4>
 8005440:	9b08      	ldr	r3, [sp, #32]
 8005442:	2b00      	cmp	r3, #0
 8005444:	db04      	blt.n	8005450 <_dtoa_r+0xa30>
 8005446:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005448:	430b      	orrs	r3, r1
 800544a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800544c:	430b      	orrs	r3, r1
 800544e:	d120      	bne.n	8005492 <_dtoa_r+0xa72>
 8005450:	2a00      	cmp	r2, #0
 8005452:	dded      	ble.n	8005430 <_dtoa_r+0xa10>
 8005454:	4649      	mov	r1, r9
 8005456:	2201      	movs	r2, #1
 8005458:	4658      	mov	r0, fp
 800545a:	f000 fbb3 	bl	8005bc4 <__lshift>
 800545e:	4621      	mov	r1, r4
 8005460:	4681      	mov	r9, r0
 8005462:	f000 fc1b 	bl	8005c9c <__mcmp>
 8005466:	2800      	cmp	r0, #0
 8005468:	dc03      	bgt.n	8005472 <_dtoa_r+0xa52>
 800546a:	d1e1      	bne.n	8005430 <_dtoa_r+0xa10>
 800546c:	f018 0f01 	tst.w	r8, #1
 8005470:	d0de      	beq.n	8005430 <_dtoa_r+0xa10>
 8005472:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005476:	d1d8      	bne.n	800542a <_dtoa_r+0xa0a>
 8005478:	9a00      	ldr	r2, [sp, #0]
 800547a:	2339      	movs	r3, #57	@ 0x39
 800547c:	7013      	strb	r3, [r2, #0]
 800547e:	4633      	mov	r3, r6
 8005480:	461e      	mov	r6, r3
 8005482:	3b01      	subs	r3, #1
 8005484:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005488:	2a39      	cmp	r2, #57	@ 0x39
 800548a:	d052      	beq.n	8005532 <_dtoa_r+0xb12>
 800548c:	3201      	adds	r2, #1
 800548e:	701a      	strb	r2, [r3, #0]
 8005490:	e612      	b.n	80050b8 <_dtoa_r+0x698>
 8005492:	2a00      	cmp	r2, #0
 8005494:	dd07      	ble.n	80054a6 <_dtoa_r+0xa86>
 8005496:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800549a:	d0ed      	beq.n	8005478 <_dtoa_r+0xa58>
 800549c:	9a00      	ldr	r2, [sp, #0]
 800549e:	f108 0301 	add.w	r3, r8, #1
 80054a2:	7013      	strb	r3, [r2, #0]
 80054a4:	e608      	b.n	80050b8 <_dtoa_r+0x698>
 80054a6:	9b07      	ldr	r3, [sp, #28]
 80054a8:	9a07      	ldr	r2, [sp, #28]
 80054aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80054ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d028      	beq.n	8005506 <_dtoa_r+0xae6>
 80054b4:	4649      	mov	r1, r9
 80054b6:	2300      	movs	r3, #0
 80054b8:	220a      	movs	r2, #10
 80054ba:	4658      	mov	r0, fp
 80054bc:	f000 f9d6 	bl	800586c <__multadd>
 80054c0:	42af      	cmp	r7, r5
 80054c2:	4681      	mov	r9, r0
 80054c4:	f04f 0300 	mov.w	r3, #0
 80054c8:	f04f 020a 	mov.w	r2, #10
 80054cc:	4639      	mov	r1, r7
 80054ce:	4658      	mov	r0, fp
 80054d0:	d107      	bne.n	80054e2 <_dtoa_r+0xac2>
 80054d2:	f000 f9cb 	bl	800586c <__multadd>
 80054d6:	4607      	mov	r7, r0
 80054d8:	4605      	mov	r5, r0
 80054da:	9b07      	ldr	r3, [sp, #28]
 80054dc:	3301      	adds	r3, #1
 80054de:	9307      	str	r3, [sp, #28]
 80054e0:	e774      	b.n	80053cc <_dtoa_r+0x9ac>
 80054e2:	f000 f9c3 	bl	800586c <__multadd>
 80054e6:	4629      	mov	r1, r5
 80054e8:	4607      	mov	r7, r0
 80054ea:	2300      	movs	r3, #0
 80054ec:	220a      	movs	r2, #10
 80054ee:	4658      	mov	r0, fp
 80054f0:	f000 f9bc 	bl	800586c <__multadd>
 80054f4:	4605      	mov	r5, r0
 80054f6:	e7f0      	b.n	80054da <_dtoa_r+0xaba>
 80054f8:	9b00      	ldr	r3, [sp, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	bfcc      	ite	gt
 80054fe:	461e      	movgt	r6, r3
 8005500:	2601      	movle	r6, #1
 8005502:	4456      	add	r6, sl
 8005504:	2700      	movs	r7, #0
 8005506:	4649      	mov	r1, r9
 8005508:	2201      	movs	r2, #1
 800550a:	4658      	mov	r0, fp
 800550c:	f000 fb5a 	bl	8005bc4 <__lshift>
 8005510:	4621      	mov	r1, r4
 8005512:	4681      	mov	r9, r0
 8005514:	f000 fbc2 	bl	8005c9c <__mcmp>
 8005518:	2800      	cmp	r0, #0
 800551a:	dcb0      	bgt.n	800547e <_dtoa_r+0xa5e>
 800551c:	d102      	bne.n	8005524 <_dtoa_r+0xb04>
 800551e:	f018 0f01 	tst.w	r8, #1
 8005522:	d1ac      	bne.n	800547e <_dtoa_r+0xa5e>
 8005524:	4633      	mov	r3, r6
 8005526:	461e      	mov	r6, r3
 8005528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800552c:	2a30      	cmp	r2, #48	@ 0x30
 800552e:	d0fa      	beq.n	8005526 <_dtoa_r+0xb06>
 8005530:	e5c2      	b.n	80050b8 <_dtoa_r+0x698>
 8005532:	459a      	cmp	sl, r3
 8005534:	d1a4      	bne.n	8005480 <_dtoa_r+0xa60>
 8005536:	9b04      	ldr	r3, [sp, #16]
 8005538:	3301      	adds	r3, #1
 800553a:	9304      	str	r3, [sp, #16]
 800553c:	2331      	movs	r3, #49	@ 0x31
 800553e:	f88a 3000 	strb.w	r3, [sl]
 8005542:	e5b9      	b.n	80050b8 <_dtoa_r+0x698>
 8005544:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005546:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80055a4 <_dtoa_r+0xb84>
 800554a:	b11b      	cbz	r3, 8005554 <_dtoa_r+0xb34>
 800554c:	f10a 0308 	add.w	r3, sl, #8
 8005550:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	4650      	mov	r0, sl
 8005556:	b019      	add	sp, #100	@ 0x64
 8005558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800555c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800555e:	2b01      	cmp	r3, #1
 8005560:	f77f ae37 	ble.w	80051d2 <_dtoa_r+0x7b2>
 8005564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005566:	930a      	str	r3, [sp, #40]	@ 0x28
 8005568:	2001      	movs	r0, #1
 800556a:	e655      	b.n	8005218 <_dtoa_r+0x7f8>
 800556c:	9b00      	ldr	r3, [sp, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	f77f aed6 	ble.w	8005320 <_dtoa_r+0x900>
 8005574:	4656      	mov	r6, sl
 8005576:	4621      	mov	r1, r4
 8005578:	4648      	mov	r0, r9
 800557a:	f7ff f9c8 	bl	800490e <quorem>
 800557e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005582:	f806 8b01 	strb.w	r8, [r6], #1
 8005586:	9b00      	ldr	r3, [sp, #0]
 8005588:	eba6 020a 	sub.w	r2, r6, sl
 800558c:	4293      	cmp	r3, r2
 800558e:	ddb3      	ble.n	80054f8 <_dtoa_r+0xad8>
 8005590:	4649      	mov	r1, r9
 8005592:	2300      	movs	r3, #0
 8005594:	220a      	movs	r2, #10
 8005596:	4658      	mov	r0, fp
 8005598:	f000 f968 	bl	800586c <__multadd>
 800559c:	4681      	mov	r9, r0
 800559e:	e7ea      	b.n	8005576 <_dtoa_r+0xb56>
 80055a0:	08006758 	.word	0x08006758
 80055a4:	080066dc 	.word	0x080066dc

080055a8 <_free_r>:
 80055a8:	b538      	push	{r3, r4, r5, lr}
 80055aa:	4605      	mov	r5, r0
 80055ac:	2900      	cmp	r1, #0
 80055ae:	d041      	beq.n	8005634 <_free_r+0x8c>
 80055b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b4:	1f0c      	subs	r4, r1, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	bfb8      	it	lt
 80055ba:	18e4      	addlt	r4, r4, r3
 80055bc:	f000 f8e8 	bl	8005790 <__malloc_lock>
 80055c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005638 <_free_r+0x90>)
 80055c2:	6813      	ldr	r3, [r2, #0]
 80055c4:	b933      	cbnz	r3, 80055d4 <_free_r+0x2c>
 80055c6:	6063      	str	r3, [r4, #4]
 80055c8:	6014      	str	r4, [r2, #0]
 80055ca:	4628      	mov	r0, r5
 80055cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055d0:	f000 b8e4 	b.w	800579c <__malloc_unlock>
 80055d4:	42a3      	cmp	r3, r4
 80055d6:	d908      	bls.n	80055ea <_free_r+0x42>
 80055d8:	6820      	ldr	r0, [r4, #0]
 80055da:	1821      	adds	r1, r4, r0
 80055dc:	428b      	cmp	r3, r1
 80055de:	bf01      	itttt	eq
 80055e0:	6819      	ldreq	r1, [r3, #0]
 80055e2:	685b      	ldreq	r3, [r3, #4]
 80055e4:	1809      	addeq	r1, r1, r0
 80055e6:	6021      	streq	r1, [r4, #0]
 80055e8:	e7ed      	b.n	80055c6 <_free_r+0x1e>
 80055ea:	461a      	mov	r2, r3
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	b10b      	cbz	r3, 80055f4 <_free_r+0x4c>
 80055f0:	42a3      	cmp	r3, r4
 80055f2:	d9fa      	bls.n	80055ea <_free_r+0x42>
 80055f4:	6811      	ldr	r1, [r2, #0]
 80055f6:	1850      	adds	r0, r2, r1
 80055f8:	42a0      	cmp	r0, r4
 80055fa:	d10b      	bne.n	8005614 <_free_r+0x6c>
 80055fc:	6820      	ldr	r0, [r4, #0]
 80055fe:	4401      	add	r1, r0
 8005600:	1850      	adds	r0, r2, r1
 8005602:	4283      	cmp	r3, r0
 8005604:	6011      	str	r1, [r2, #0]
 8005606:	d1e0      	bne.n	80055ca <_free_r+0x22>
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	6053      	str	r3, [r2, #4]
 800560e:	4408      	add	r0, r1
 8005610:	6010      	str	r0, [r2, #0]
 8005612:	e7da      	b.n	80055ca <_free_r+0x22>
 8005614:	d902      	bls.n	800561c <_free_r+0x74>
 8005616:	230c      	movs	r3, #12
 8005618:	602b      	str	r3, [r5, #0]
 800561a:	e7d6      	b.n	80055ca <_free_r+0x22>
 800561c:	6820      	ldr	r0, [r4, #0]
 800561e:	1821      	adds	r1, r4, r0
 8005620:	428b      	cmp	r3, r1
 8005622:	bf04      	itt	eq
 8005624:	6819      	ldreq	r1, [r3, #0]
 8005626:	685b      	ldreq	r3, [r3, #4]
 8005628:	6063      	str	r3, [r4, #4]
 800562a:	bf04      	itt	eq
 800562c:	1809      	addeq	r1, r1, r0
 800562e:	6021      	streq	r1, [r4, #0]
 8005630:	6054      	str	r4, [r2, #4]
 8005632:	e7ca      	b.n	80055ca <_free_r+0x22>
 8005634:	bd38      	pop	{r3, r4, r5, pc}
 8005636:	bf00      	nop
 8005638:	20000394 	.word	0x20000394

0800563c <malloc>:
 800563c:	4b02      	ldr	r3, [pc, #8]	@ (8005648 <malloc+0xc>)
 800563e:	4601      	mov	r1, r0
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	f000 b825 	b.w	8005690 <_malloc_r>
 8005646:	bf00      	nop
 8005648:	2000001c 	.word	0x2000001c

0800564c <sbrk_aligned>:
 800564c:	b570      	push	{r4, r5, r6, lr}
 800564e:	4e0f      	ldr	r6, [pc, #60]	@ (800568c <sbrk_aligned+0x40>)
 8005650:	460c      	mov	r4, r1
 8005652:	6831      	ldr	r1, [r6, #0]
 8005654:	4605      	mov	r5, r0
 8005656:	b911      	cbnz	r1, 800565e <sbrk_aligned+0x12>
 8005658:	f000 fcd4 	bl	8006004 <_sbrk_r>
 800565c:	6030      	str	r0, [r6, #0]
 800565e:	4621      	mov	r1, r4
 8005660:	4628      	mov	r0, r5
 8005662:	f000 fccf 	bl	8006004 <_sbrk_r>
 8005666:	1c43      	adds	r3, r0, #1
 8005668:	d103      	bne.n	8005672 <sbrk_aligned+0x26>
 800566a:	f04f 34ff 	mov.w	r4, #4294967295
 800566e:	4620      	mov	r0, r4
 8005670:	bd70      	pop	{r4, r5, r6, pc}
 8005672:	1cc4      	adds	r4, r0, #3
 8005674:	f024 0403 	bic.w	r4, r4, #3
 8005678:	42a0      	cmp	r0, r4
 800567a:	d0f8      	beq.n	800566e <sbrk_aligned+0x22>
 800567c:	1a21      	subs	r1, r4, r0
 800567e:	4628      	mov	r0, r5
 8005680:	f000 fcc0 	bl	8006004 <_sbrk_r>
 8005684:	3001      	adds	r0, #1
 8005686:	d1f2      	bne.n	800566e <sbrk_aligned+0x22>
 8005688:	e7ef      	b.n	800566a <sbrk_aligned+0x1e>
 800568a:	bf00      	nop
 800568c:	20000390 	.word	0x20000390

08005690 <_malloc_r>:
 8005690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005694:	1ccd      	adds	r5, r1, #3
 8005696:	f025 0503 	bic.w	r5, r5, #3
 800569a:	3508      	adds	r5, #8
 800569c:	2d0c      	cmp	r5, #12
 800569e:	bf38      	it	cc
 80056a0:	250c      	movcc	r5, #12
 80056a2:	2d00      	cmp	r5, #0
 80056a4:	4606      	mov	r6, r0
 80056a6:	db01      	blt.n	80056ac <_malloc_r+0x1c>
 80056a8:	42a9      	cmp	r1, r5
 80056aa:	d904      	bls.n	80056b6 <_malloc_r+0x26>
 80056ac:	230c      	movs	r3, #12
 80056ae:	6033      	str	r3, [r6, #0]
 80056b0:	2000      	movs	r0, #0
 80056b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800578c <_malloc_r+0xfc>
 80056ba:	f000 f869 	bl	8005790 <__malloc_lock>
 80056be:	f8d8 3000 	ldr.w	r3, [r8]
 80056c2:	461c      	mov	r4, r3
 80056c4:	bb44      	cbnz	r4, 8005718 <_malloc_r+0x88>
 80056c6:	4629      	mov	r1, r5
 80056c8:	4630      	mov	r0, r6
 80056ca:	f7ff ffbf 	bl	800564c <sbrk_aligned>
 80056ce:	1c43      	adds	r3, r0, #1
 80056d0:	4604      	mov	r4, r0
 80056d2:	d158      	bne.n	8005786 <_malloc_r+0xf6>
 80056d4:	f8d8 4000 	ldr.w	r4, [r8]
 80056d8:	4627      	mov	r7, r4
 80056da:	2f00      	cmp	r7, #0
 80056dc:	d143      	bne.n	8005766 <_malloc_r+0xd6>
 80056de:	2c00      	cmp	r4, #0
 80056e0:	d04b      	beq.n	800577a <_malloc_r+0xea>
 80056e2:	6823      	ldr	r3, [r4, #0]
 80056e4:	4639      	mov	r1, r7
 80056e6:	4630      	mov	r0, r6
 80056e8:	eb04 0903 	add.w	r9, r4, r3
 80056ec:	f000 fc8a 	bl	8006004 <_sbrk_r>
 80056f0:	4581      	cmp	r9, r0
 80056f2:	d142      	bne.n	800577a <_malloc_r+0xea>
 80056f4:	6821      	ldr	r1, [r4, #0]
 80056f6:	1a6d      	subs	r5, r5, r1
 80056f8:	4629      	mov	r1, r5
 80056fa:	4630      	mov	r0, r6
 80056fc:	f7ff ffa6 	bl	800564c <sbrk_aligned>
 8005700:	3001      	adds	r0, #1
 8005702:	d03a      	beq.n	800577a <_malloc_r+0xea>
 8005704:	6823      	ldr	r3, [r4, #0]
 8005706:	442b      	add	r3, r5
 8005708:	6023      	str	r3, [r4, #0]
 800570a:	f8d8 3000 	ldr.w	r3, [r8]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	bb62      	cbnz	r2, 800576c <_malloc_r+0xdc>
 8005712:	f8c8 7000 	str.w	r7, [r8]
 8005716:	e00f      	b.n	8005738 <_malloc_r+0xa8>
 8005718:	6822      	ldr	r2, [r4, #0]
 800571a:	1b52      	subs	r2, r2, r5
 800571c:	d420      	bmi.n	8005760 <_malloc_r+0xd0>
 800571e:	2a0b      	cmp	r2, #11
 8005720:	d917      	bls.n	8005752 <_malloc_r+0xc2>
 8005722:	1961      	adds	r1, r4, r5
 8005724:	42a3      	cmp	r3, r4
 8005726:	6025      	str	r5, [r4, #0]
 8005728:	bf18      	it	ne
 800572a:	6059      	strne	r1, [r3, #4]
 800572c:	6863      	ldr	r3, [r4, #4]
 800572e:	bf08      	it	eq
 8005730:	f8c8 1000 	streq.w	r1, [r8]
 8005734:	5162      	str	r2, [r4, r5]
 8005736:	604b      	str	r3, [r1, #4]
 8005738:	4630      	mov	r0, r6
 800573a:	f000 f82f 	bl	800579c <__malloc_unlock>
 800573e:	f104 000b 	add.w	r0, r4, #11
 8005742:	1d23      	adds	r3, r4, #4
 8005744:	f020 0007 	bic.w	r0, r0, #7
 8005748:	1ac2      	subs	r2, r0, r3
 800574a:	bf1c      	itt	ne
 800574c:	1a1b      	subne	r3, r3, r0
 800574e:	50a3      	strne	r3, [r4, r2]
 8005750:	e7af      	b.n	80056b2 <_malloc_r+0x22>
 8005752:	6862      	ldr	r2, [r4, #4]
 8005754:	42a3      	cmp	r3, r4
 8005756:	bf0c      	ite	eq
 8005758:	f8c8 2000 	streq.w	r2, [r8]
 800575c:	605a      	strne	r2, [r3, #4]
 800575e:	e7eb      	b.n	8005738 <_malloc_r+0xa8>
 8005760:	4623      	mov	r3, r4
 8005762:	6864      	ldr	r4, [r4, #4]
 8005764:	e7ae      	b.n	80056c4 <_malloc_r+0x34>
 8005766:	463c      	mov	r4, r7
 8005768:	687f      	ldr	r7, [r7, #4]
 800576a:	e7b6      	b.n	80056da <_malloc_r+0x4a>
 800576c:	461a      	mov	r2, r3
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	42a3      	cmp	r3, r4
 8005772:	d1fb      	bne.n	800576c <_malloc_r+0xdc>
 8005774:	2300      	movs	r3, #0
 8005776:	6053      	str	r3, [r2, #4]
 8005778:	e7de      	b.n	8005738 <_malloc_r+0xa8>
 800577a:	230c      	movs	r3, #12
 800577c:	6033      	str	r3, [r6, #0]
 800577e:	4630      	mov	r0, r6
 8005780:	f000 f80c 	bl	800579c <__malloc_unlock>
 8005784:	e794      	b.n	80056b0 <_malloc_r+0x20>
 8005786:	6005      	str	r5, [r0, #0]
 8005788:	e7d6      	b.n	8005738 <_malloc_r+0xa8>
 800578a:	bf00      	nop
 800578c:	20000394 	.word	0x20000394

08005790 <__malloc_lock>:
 8005790:	4801      	ldr	r0, [pc, #4]	@ (8005798 <__malloc_lock+0x8>)
 8005792:	f7ff b8ba 	b.w	800490a <__retarget_lock_acquire_recursive>
 8005796:	bf00      	nop
 8005798:	2000038c 	.word	0x2000038c

0800579c <__malloc_unlock>:
 800579c:	4801      	ldr	r0, [pc, #4]	@ (80057a4 <__malloc_unlock+0x8>)
 800579e:	f7ff b8b5 	b.w	800490c <__retarget_lock_release_recursive>
 80057a2:	bf00      	nop
 80057a4:	2000038c 	.word	0x2000038c

080057a8 <_Balloc>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	69c6      	ldr	r6, [r0, #28]
 80057ac:	4604      	mov	r4, r0
 80057ae:	460d      	mov	r5, r1
 80057b0:	b976      	cbnz	r6, 80057d0 <_Balloc+0x28>
 80057b2:	2010      	movs	r0, #16
 80057b4:	f7ff ff42 	bl	800563c <malloc>
 80057b8:	4602      	mov	r2, r0
 80057ba:	61e0      	str	r0, [r4, #28]
 80057bc:	b920      	cbnz	r0, 80057c8 <_Balloc+0x20>
 80057be:	4b18      	ldr	r3, [pc, #96]	@ (8005820 <_Balloc+0x78>)
 80057c0:	4818      	ldr	r0, [pc, #96]	@ (8005824 <_Balloc+0x7c>)
 80057c2:	216b      	movs	r1, #107	@ 0x6b
 80057c4:	f000 fc3c 	bl	8006040 <__assert_func>
 80057c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057cc:	6006      	str	r6, [r0, #0]
 80057ce:	60c6      	str	r6, [r0, #12]
 80057d0:	69e6      	ldr	r6, [r4, #28]
 80057d2:	68f3      	ldr	r3, [r6, #12]
 80057d4:	b183      	cbz	r3, 80057f8 <_Balloc+0x50>
 80057d6:	69e3      	ldr	r3, [r4, #28]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80057de:	b9b8      	cbnz	r0, 8005810 <_Balloc+0x68>
 80057e0:	2101      	movs	r1, #1
 80057e2:	fa01 f605 	lsl.w	r6, r1, r5
 80057e6:	1d72      	adds	r2, r6, #5
 80057e8:	0092      	lsls	r2, r2, #2
 80057ea:	4620      	mov	r0, r4
 80057ec:	f000 fc46 	bl	800607c <_calloc_r>
 80057f0:	b160      	cbz	r0, 800580c <_Balloc+0x64>
 80057f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057f6:	e00e      	b.n	8005816 <_Balloc+0x6e>
 80057f8:	2221      	movs	r2, #33	@ 0x21
 80057fa:	2104      	movs	r1, #4
 80057fc:	4620      	mov	r0, r4
 80057fe:	f000 fc3d 	bl	800607c <_calloc_r>
 8005802:	69e3      	ldr	r3, [r4, #28]
 8005804:	60f0      	str	r0, [r6, #12]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e4      	bne.n	80057d6 <_Balloc+0x2e>
 800580c:	2000      	movs	r0, #0
 800580e:	bd70      	pop	{r4, r5, r6, pc}
 8005810:	6802      	ldr	r2, [r0, #0]
 8005812:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005816:	2300      	movs	r3, #0
 8005818:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800581c:	e7f7      	b.n	800580e <_Balloc+0x66>
 800581e:	bf00      	nop
 8005820:	080066e9 	.word	0x080066e9
 8005824:	08006769 	.word	0x08006769

08005828 <_Bfree>:
 8005828:	b570      	push	{r4, r5, r6, lr}
 800582a:	69c6      	ldr	r6, [r0, #28]
 800582c:	4605      	mov	r5, r0
 800582e:	460c      	mov	r4, r1
 8005830:	b976      	cbnz	r6, 8005850 <_Bfree+0x28>
 8005832:	2010      	movs	r0, #16
 8005834:	f7ff ff02 	bl	800563c <malloc>
 8005838:	4602      	mov	r2, r0
 800583a:	61e8      	str	r0, [r5, #28]
 800583c:	b920      	cbnz	r0, 8005848 <_Bfree+0x20>
 800583e:	4b09      	ldr	r3, [pc, #36]	@ (8005864 <_Bfree+0x3c>)
 8005840:	4809      	ldr	r0, [pc, #36]	@ (8005868 <_Bfree+0x40>)
 8005842:	218f      	movs	r1, #143	@ 0x8f
 8005844:	f000 fbfc 	bl	8006040 <__assert_func>
 8005848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800584c:	6006      	str	r6, [r0, #0]
 800584e:	60c6      	str	r6, [r0, #12]
 8005850:	b13c      	cbz	r4, 8005862 <_Bfree+0x3a>
 8005852:	69eb      	ldr	r3, [r5, #28]
 8005854:	6862      	ldr	r2, [r4, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800585c:	6021      	str	r1, [r4, #0]
 800585e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005862:	bd70      	pop	{r4, r5, r6, pc}
 8005864:	080066e9 	.word	0x080066e9
 8005868:	08006769 	.word	0x08006769

0800586c <__multadd>:
 800586c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005870:	690d      	ldr	r5, [r1, #16]
 8005872:	4607      	mov	r7, r0
 8005874:	460c      	mov	r4, r1
 8005876:	461e      	mov	r6, r3
 8005878:	f101 0c14 	add.w	ip, r1, #20
 800587c:	2000      	movs	r0, #0
 800587e:	f8dc 3000 	ldr.w	r3, [ip]
 8005882:	b299      	uxth	r1, r3
 8005884:	fb02 6101 	mla	r1, r2, r1, r6
 8005888:	0c1e      	lsrs	r6, r3, #16
 800588a:	0c0b      	lsrs	r3, r1, #16
 800588c:	fb02 3306 	mla	r3, r2, r6, r3
 8005890:	b289      	uxth	r1, r1
 8005892:	3001      	adds	r0, #1
 8005894:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005898:	4285      	cmp	r5, r0
 800589a:	f84c 1b04 	str.w	r1, [ip], #4
 800589e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80058a2:	dcec      	bgt.n	800587e <__multadd+0x12>
 80058a4:	b30e      	cbz	r6, 80058ea <__multadd+0x7e>
 80058a6:	68a3      	ldr	r3, [r4, #8]
 80058a8:	42ab      	cmp	r3, r5
 80058aa:	dc19      	bgt.n	80058e0 <__multadd+0x74>
 80058ac:	6861      	ldr	r1, [r4, #4]
 80058ae:	4638      	mov	r0, r7
 80058b0:	3101      	adds	r1, #1
 80058b2:	f7ff ff79 	bl	80057a8 <_Balloc>
 80058b6:	4680      	mov	r8, r0
 80058b8:	b928      	cbnz	r0, 80058c6 <__multadd+0x5a>
 80058ba:	4602      	mov	r2, r0
 80058bc:	4b0c      	ldr	r3, [pc, #48]	@ (80058f0 <__multadd+0x84>)
 80058be:	480d      	ldr	r0, [pc, #52]	@ (80058f4 <__multadd+0x88>)
 80058c0:	21ba      	movs	r1, #186	@ 0xba
 80058c2:	f000 fbbd 	bl	8006040 <__assert_func>
 80058c6:	6922      	ldr	r2, [r4, #16]
 80058c8:	3202      	adds	r2, #2
 80058ca:	f104 010c 	add.w	r1, r4, #12
 80058ce:	0092      	lsls	r2, r2, #2
 80058d0:	300c      	adds	r0, #12
 80058d2:	f000 fba7 	bl	8006024 <memcpy>
 80058d6:	4621      	mov	r1, r4
 80058d8:	4638      	mov	r0, r7
 80058da:	f7ff ffa5 	bl	8005828 <_Bfree>
 80058de:	4644      	mov	r4, r8
 80058e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80058e4:	3501      	adds	r5, #1
 80058e6:	615e      	str	r6, [r3, #20]
 80058e8:	6125      	str	r5, [r4, #16]
 80058ea:	4620      	mov	r0, r4
 80058ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f0:	08006758 	.word	0x08006758
 80058f4:	08006769 	.word	0x08006769

080058f8 <__hi0bits>:
 80058f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80058fc:	4603      	mov	r3, r0
 80058fe:	bf36      	itet	cc
 8005900:	0403      	lslcc	r3, r0, #16
 8005902:	2000      	movcs	r0, #0
 8005904:	2010      	movcc	r0, #16
 8005906:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800590a:	bf3c      	itt	cc
 800590c:	021b      	lslcc	r3, r3, #8
 800590e:	3008      	addcc	r0, #8
 8005910:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005914:	bf3c      	itt	cc
 8005916:	011b      	lslcc	r3, r3, #4
 8005918:	3004      	addcc	r0, #4
 800591a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800591e:	bf3c      	itt	cc
 8005920:	009b      	lslcc	r3, r3, #2
 8005922:	3002      	addcc	r0, #2
 8005924:	2b00      	cmp	r3, #0
 8005926:	db05      	blt.n	8005934 <__hi0bits+0x3c>
 8005928:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800592c:	f100 0001 	add.w	r0, r0, #1
 8005930:	bf08      	it	eq
 8005932:	2020      	moveq	r0, #32
 8005934:	4770      	bx	lr

08005936 <__lo0bits>:
 8005936:	6803      	ldr	r3, [r0, #0]
 8005938:	4602      	mov	r2, r0
 800593a:	f013 0007 	ands.w	r0, r3, #7
 800593e:	d00b      	beq.n	8005958 <__lo0bits+0x22>
 8005940:	07d9      	lsls	r1, r3, #31
 8005942:	d421      	bmi.n	8005988 <__lo0bits+0x52>
 8005944:	0798      	lsls	r0, r3, #30
 8005946:	bf49      	itett	mi
 8005948:	085b      	lsrmi	r3, r3, #1
 800594a:	089b      	lsrpl	r3, r3, #2
 800594c:	2001      	movmi	r0, #1
 800594e:	6013      	strmi	r3, [r2, #0]
 8005950:	bf5c      	itt	pl
 8005952:	6013      	strpl	r3, [r2, #0]
 8005954:	2002      	movpl	r0, #2
 8005956:	4770      	bx	lr
 8005958:	b299      	uxth	r1, r3
 800595a:	b909      	cbnz	r1, 8005960 <__lo0bits+0x2a>
 800595c:	0c1b      	lsrs	r3, r3, #16
 800595e:	2010      	movs	r0, #16
 8005960:	b2d9      	uxtb	r1, r3
 8005962:	b909      	cbnz	r1, 8005968 <__lo0bits+0x32>
 8005964:	3008      	adds	r0, #8
 8005966:	0a1b      	lsrs	r3, r3, #8
 8005968:	0719      	lsls	r1, r3, #28
 800596a:	bf04      	itt	eq
 800596c:	091b      	lsreq	r3, r3, #4
 800596e:	3004      	addeq	r0, #4
 8005970:	0799      	lsls	r1, r3, #30
 8005972:	bf04      	itt	eq
 8005974:	089b      	lsreq	r3, r3, #2
 8005976:	3002      	addeq	r0, #2
 8005978:	07d9      	lsls	r1, r3, #31
 800597a:	d403      	bmi.n	8005984 <__lo0bits+0x4e>
 800597c:	085b      	lsrs	r3, r3, #1
 800597e:	f100 0001 	add.w	r0, r0, #1
 8005982:	d003      	beq.n	800598c <__lo0bits+0x56>
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	4770      	bx	lr
 8005988:	2000      	movs	r0, #0
 800598a:	4770      	bx	lr
 800598c:	2020      	movs	r0, #32
 800598e:	4770      	bx	lr

08005990 <__i2b>:
 8005990:	b510      	push	{r4, lr}
 8005992:	460c      	mov	r4, r1
 8005994:	2101      	movs	r1, #1
 8005996:	f7ff ff07 	bl	80057a8 <_Balloc>
 800599a:	4602      	mov	r2, r0
 800599c:	b928      	cbnz	r0, 80059aa <__i2b+0x1a>
 800599e:	4b05      	ldr	r3, [pc, #20]	@ (80059b4 <__i2b+0x24>)
 80059a0:	4805      	ldr	r0, [pc, #20]	@ (80059b8 <__i2b+0x28>)
 80059a2:	f240 1145 	movw	r1, #325	@ 0x145
 80059a6:	f000 fb4b 	bl	8006040 <__assert_func>
 80059aa:	2301      	movs	r3, #1
 80059ac:	6144      	str	r4, [r0, #20]
 80059ae:	6103      	str	r3, [r0, #16]
 80059b0:	bd10      	pop	{r4, pc}
 80059b2:	bf00      	nop
 80059b4:	08006758 	.word	0x08006758
 80059b8:	08006769 	.word	0x08006769

080059bc <__multiply>:
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	4614      	mov	r4, r2
 80059c2:	690a      	ldr	r2, [r1, #16]
 80059c4:	6923      	ldr	r3, [r4, #16]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	bfa8      	it	ge
 80059ca:	4623      	movge	r3, r4
 80059cc:	460f      	mov	r7, r1
 80059ce:	bfa4      	itt	ge
 80059d0:	460c      	movge	r4, r1
 80059d2:	461f      	movge	r7, r3
 80059d4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80059d8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80059dc:	68a3      	ldr	r3, [r4, #8]
 80059de:	6861      	ldr	r1, [r4, #4]
 80059e0:	eb0a 0609 	add.w	r6, sl, r9
 80059e4:	42b3      	cmp	r3, r6
 80059e6:	b085      	sub	sp, #20
 80059e8:	bfb8      	it	lt
 80059ea:	3101      	addlt	r1, #1
 80059ec:	f7ff fedc 	bl	80057a8 <_Balloc>
 80059f0:	b930      	cbnz	r0, 8005a00 <__multiply+0x44>
 80059f2:	4602      	mov	r2, r0
 80059f4:	4b44      	ldr	r3, [pc, #272]	@ (8005b08 <__multiply+0x14c>)
 80059f6:	4845      	ldr	r0, [pc, #276]	@ (8005b0c <__multiply+0x150>)
 80059f8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80059fc:	f000 fb20 	bl	8006040 <__assert_func>
 8005a00:	f100 0514 	add.w	r5, r0, #20
 8005a04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a08:	462b      	mov	r3, r5
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	4543      	cmp	r3, r8
 8005a0e:	d321      	bcc.n	8005a54 <__multiply+0x98>
 8005a10:	f107 0114 	add.w	r1, r7, #20
 8005a14:	f104 0214 	add.w	r2, r4, #20
 8005a18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005a1c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005a20:	9302      	str	r3, [sp, #8]
 8005a22:	1b13      	subs	r3, r2, r4
 8005a24:	3b15      	subs	r3, #21
 8005a26:	f023 0303 	bic.w	r3, r3, #3
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	f104 0715 	add.w	r7, r4, #21
 8005a30:	42ba      	cmp	r2, r7
 8005a32:	bf38      	it	cc
 8005a34:	2304      	movcc	r3, #4
 8005a36:	9301      	str	r3, [sp, #4]
 8005a38:	9b02      	ldr	r3, [sp, #8]
 8005a3a:	9103      	str	r1, [sp, #12]
 8005a3c:	428b      	cmp	r3, r1
 8005a3e:	d80c      	bhi.n	8005a5a <__multiply+0x9e>
 8005a40:	2e00      	cmp	r6, #0
 8005a42:	dd03      	ble.n	8005a4c <__multiply+0x90>
 8005a44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d05b      	beq.n	8005b04 <__multiply+0x148>
 8005a4c:	6106      	str	r6, [r0, #16]
 8005a4e:	b005      	add	sp, #20
 8005a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a54:	f843 2b04 	str.w	r2, [r3], #4
 8005a58:	e7d8      	b.n	8005a0c <__multiply+0x50>
 8005a5a:	f8b1 a000 	ldrh.w	sl, [r1]
 8005a5e:	f1ba 0f00 	cmp.w	sl, #0
 8005a62:	d024      	beq.n	8005aae <__multiply+0xf2>
 8005a64:	f104 0e14 	add.w	lr, r4, #20
 8005a68:	46a9      	mov	r9, r5
 8005a6a:	f04f 0c00 	mov.w	ip, #0
 8005a6e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005a72:	f8d9 3000 	ldr.w	r3, [r9]
 8005a76:	fa1f fb87 	uxth.w	fp, r7
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	fb0a 330b 	mla	r3, sl, fp, r3
 8005a80:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005a84:	f8d9 7000 	ldr.w	r7, [r9]
 8005a88:	4463      	add	r3, ip
 8005a8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005a8e:	fb0a c70b 	mla	r7, sl, fp, ip
 8005a92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005a9c:	4572      	cmp	r2, lr
 8005a9e:	f849 3b04 	str.w	r3, [r9], #4
 8005aa2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005aa6:	d8e2      	bhi.n	8005a6e <__multiply+0xb2>
 8005aa8:	9b01      	ldr	r3, [sp, #4]
 8005aaa:	f845 c003 	str.w	ip, [r5, r3]
 8005aae:	9b03      	ldr	r3, [sp, #12]
 8005ab0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005ab4:	3104      	adds	r1, #4
 8005ab6:	f1b9 0f00 	cmp.w	r9, #0
 8005aba:	d021      	beq.n	8005b00 <__multiply+0x144>
 8005abc:	682b      	ldr	r3, [r5, #0]
 8005abe:	f104 0c14 	add.w	ip, r4, #20
 8005ac2:	46ae      	mov	lr, r5
 8005ac4:	f04f 0a00 	mov.w	sl, #0
 8005ac8:	f8bc b000 	ldrh.w	fp, [ip]
 8005acc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005ad0:	fb09 770b 	mla	r7, r9, fp, r7
 8005ad4:	4457      	add	r7, sl
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005adc:	f84e 3b04 	str.w	r3, [lr], #4
 8005ae0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ae4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ae8:	f8be 3000 	ldrh.w	r3, [lr]
 8005aec:	fb09 330a 	mla	r3, r9, sl, r3
 8005af0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005af4:	4562      	cmp	r2, ip
 8005af6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005afa:	d8e5      	bhi.n	8005ac8 <__multiply+0x10c>
 8005afc:	9f01      	ldr	r7, [sp, #4]
 8005afe:	51eb      	str	r3, [r5, r7]
 8005b00:	3504      	adds	r5, #4
 8005b02:	e799      	b.n	8005a38 <__multiply+0x7c>
 8005b04:	3e01      	subs	r6, #1
 8005b06:	e79b      	b.n	8005a40 <__multiply+0x84>
 8005b08:	08006758 	.word	0x08006758
 8005b0c:	08006769 	.word	0x08006769

08005b10 <__pow5mult>:
 8005b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b14:	4615      	mov	r5, r2
 8005b16:	f012 0203 	ands.w	r2, r2, #3
 8005b1a:	4607      	mov	r7, r0
 8005b1c:	460e      	mov	r6, r1
 8005b1e:	d007      	beq.n	8005b30 <__pow5mult+0x20>
 8005b20:	4c25      	ldr	r4, [pc, #148]	@ (8005bb8 <__pow5mult+0xa8>)
 8005b22:	3a01      	subs	r2, #1
 8005b24:	2300      	movs	r3, #0
 8005b26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b2a:	f7ff fe9f 	bl	800586c <__multadd>
 8005b2e:	4606      	mov	r6, r0
 8005b30:	10ad      	asrs	r5, r5, #2
 8005b32:	d03d      	beq.n	8005bb0 <__pow5mult+0xa0>
 8005b34:	69fc      	ldr	r4, [r7, #28]
 8005b36:	b97c      	cbnz	r4, 8005b58 <__pow5mult+0x48>
 8005b38:	2010      	movs	r0, #16
 8005b3a:	f7ff fd7f 	bl	800563c <malloc>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	61f8      	str	r0, [r7, #28]
 8005b42:	b928      	cbnz	r0, 8005b50 <__pow5mult+0x40>
 8005b44:	4b1d      	ldr	r3, [pc, #116]	@ (8005bbc <__pow5mult+0xac>)
 8005b46:	481e      	ldr	r0, [pc, #120]	@ (8005bc0 <__pow5mult+0xb0>)
 8005b48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b4c:	f000 fa78 	bl	8006040 <__assert_func>
 8005b50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b54:	6004      	str	r4, [r0, #0]
 8005b56:	60c4      	str	r4, [r0, #12]
 8005b58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005b5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b60:	b94c      	cbnz	r4, 8005b76 <__pow5mult+0x66>
 8005b62:	f240 2171 	movw	r1, #625	@ 0x271
 8005b66:	4638      	mov	r0, r7
 8005b68:	f7ff ff12 	bl	8005990 <__i2b>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b72:	4604      	mov	r4, r0
 8005b74:	6003      	str	r3, [r0, #0]
 8005b76:	f04f 0900 	mov.w	r9, #0
 8005b7a:	07eb      	lsls	r3, r5, #31
 8005b7c:	d50a      	bpl.n	8005b94 <__pow5mult+0x84>
 8005b7e:	4631      	mov	r1, r6
 8005b80:	4622      	mov	r2, r4
 8005b82:	4638      	mov	r0, r7
 8005b84:	f7ff ff1a 	bl	80059bc <__multiply>
 8005b88:	4631      	mov	r1, r6
 8005b8a:	4680      	mov	r8, r0
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	f7ff fe4b 	bl	8005828 <_Bfree>
 8005b92:	4646      	mov	r6, r8
 8005b94:	106d      	asrs	r5, r5, #1
 8005b96:	d00b      	beq.n	8005bb0 <__pow5mult+0xa0>
 8005b98:	6820      	ldr	r0, [r4, #0]
 8005b9a:	b938      	cbnz	r0, 8005bac <__pow5mult+0x9c>
 8005b9c:	4622      	mov	r2, r4
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4638      	mov	r0, r7
 8005ba2:	f7ff ff0b 	bl	80059bc <__multiply>
 8005ba6:	6020      	str	r0, [r4, #0]
 8005ba8:	f8c0 9000 	str.w	r9, [r0]
 8005bac:	4604      	mov	r4, r0
 8005bae:	e7e4      	b.n	8005b7a <__pow5mult+0x6a>
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bb6:	bf00      	nop
 8005bb8:	080067c4 	.word	0x080067c4
 8005bbc:	080066e9 	.word	0x080066e9
 8005bc0:	08006769 	.word	0x08006769

08005bc4 <__lshift>:
 8005bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	460c      	mov	r4, r1
 8005bca:	6849      	ldr	r1, [r1, #4]
 8005bcc:	6923      	ldr	r3, [r4, #16]
 8005bce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005bd2:	68a3      	ldr	r3, [r4, #8]
 8005bd4:	4607      	mov	r7, r0
 8005bd6:	4691      	mov	r9, r2
 8005bd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bdc:	f108 0601 	add.w	r6, r8, #1
 8005be0:	42b3      	cmp	r3, r6
 8005be2:	db0b      	blt.n	8005bfc <__lshift+0x38>
 8005be4:	4638      	mov	r0, r7
 8005be6:	f7ff fddf 	bl	80057a8 <_Balloc>
 8005bea:	4605      	mov	r5, r0
 8005bec:	b948      	cbnz	r0, 8005c02 <__lshift+0x3e>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	4b28      	ldr	r3, [pc, #160]	@ (8005c94 <__lshift+0xd0>)
 8005bf2:	4829      	ldr	r0, [pc, #164]	@ (8005c98 <__lshift+0xd4>)
 8005bf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005bf8:	f000 fa22 	bl	8006040 <__assert_func>
 8005bfc:	3101      	adds	r1, #1
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	e7ee      	b.n	8005be0 <__lshift+0x1c>
 8005c02:	2300      	movs	r3, #0
 8005c04:	f100 0114 	add.w	r1, r0, #20
 8005c08:	f100 0210 	add.w	r2, r0, #16
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	4553      	cmp	r3, sl
 8005c10:	db33      	blt.n	8005c7a <__lshift+0xb6>
 8005c12:	6920      	ldr	r0, [r4, #16]
 8005c14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c18:	f104 0314 	add.w	r3, r4, #20
 8005c1c:	f019 091f 	ands.w	r9, r9, #31
 8005c20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c28:	d02b      	beq.n	8005c82 <__lshift+0xbe>
 8005c2a:	f1c9 0e20 	rsb	lr, r9, #32
 8005c2e:	468a      	mov	sl, r1
 8005c30:	2200      	movs	r2, #0
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	fa00 f009 	lsl.w	r0, r0, r9
 8005c38:	4310      	orrs	r0, r2
 8005c3a:	f84a 0b04 	str.w	r0, [sl], #4
 8005c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c42:	459c      	cmp	ip, r3
 8005c44:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c48:	d8f3      	bhi.n	8005c32 <__lshift+0x6e>
 8005c4a:	ebac 0304 	sub.w	r3, ip, r4
 8005c4e:	3b15      	subs	r3, #21
 8005c50:	f023 0303 	bic.w	r3, r3, #3
 8005c54:	3304      	adds	r3, #4
 8005c56:	f104 0015 	add.w	r0, r4, #21
 8005c5a:	4584      	cmp	ip, r0
 8005c5c:	bf38      	it	cc
 8005c5e:	2304      	movcc	r3, #4
 8005c60:	50ca      	str	r2, [r1, r3]
 8005c62:	b10a      	cbz	r2, 8005c68 <__lshift+0xa4>
 8005c64:	f108 0602 	add.w	r6, r8, #2
 8005c68:	3e01      	subs	r6, #1
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	612e      	str	r6, [r5, #16]
 8005c6e:	4621      	mov	r1, r4
 8005c70:	f7ff fdda 	bl	8005828 <_Bfree>
 8005c74:	4628      	mov	r0, r5
 8005c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c7e:	3301      	adds	r3, #1
 8005c80:	e7c5      	b.n	8005c0e <__lshift+0x4a>
 8005c82:	3904      	subs	r1, #4
 8005c84:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c88:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c8c:	459c      	cmp	ip, r3
 8005c8e:	d8f9      	bhi.n	8005c84 <__lshift+0xc0>
 8005c90:	e7ea      	b.n	8005c68 <__lshift+0xa4>
 8005c92:	bf00      	nop
 8005c94:	08006758 	.word	0x08006758
 8005c98:	08006769 	.word	0x08006769

08005c9c <__mcmp>:
 8005c9c:	690a      	ldr	r2, [r1, #16]
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	6900      	ldr	r0, [r0, #16]
 8005ca2:	1a80      	subs	r0, r0, r2
 8005ca4:	b530      	push	{r4, r5, lr}
 8005ca6:	d10e      	bne.n	8005cc6 <__mcmp+0x2a>
 8005ca8:	3314      	adds	r3, #20
 8005caa:	3114      	adds	r1, #20
 8005cac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005cb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005cb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cbc:	4295      	cmp	r5, r2
 8005cbe:	d003      	beq.n	8005cc8 <__mcmp+0x2c>
 8005cc0:	d205      	bcs.n	8005cce <__mcmp+0x32>
 8005cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc6:	bd30      	pop	{r4, r5, pc}
 8005cc8:	42a3      	cmp	r3, r4
 8005cca:	d3f3      	bcc.n	8005cb4 <__mcmp+0x18>
 8005ccc:	e7fb      	b.n	8005cc6 <__mcmp+0x2a>
 8005cce:	2001      	movs	r0, #1
 8005cd0:	e7f9      	b.n	8005cc6 <__mcmp+0x2a>
	...

08005cd4 <__mdiff>:
 8005cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd8:	4689      	mov	r9, r1
 8005cda:	4606      	mov	r6, r0
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4648      	mov	r0, r9
 8005ce0:	4614      	mov	r4, r2
 8005ce2:	f7ff ffdb 	bl	8005c9c <__mcmp>
 8005ce6:	1e05      	subs	r5, r0, #0
 8005ce8:	d112      	bne.n	8005d10 <__mdiff+0x3c>
 8005cea:	4629      	mov	r1, r5
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff fd5b 	bl	80057a8 <_Balloc>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	b928      	cbnz	r0, 8005d02 <__mdiff+0x2e>
 8005cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8005df4 <__mdiff+0x120>)
 8005cf8:	f240 2137 	movw	r1, #567	@ 0x237
 8005cfc:	483e      	ldr	r0, [pc, #248]	@ (8005df8 <__mdiff+0x124>)
 8005cfe:	f000 f99f 	bl	8006040 <__assert_func>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d08:	4610      	mov	r0, r2
 8005d0a:	b003      	add	sp, #12
 8005d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d10:	bfbc      	itt	lt
 8005d12:	464b      	movlt	r3, r9
 8005d14:	46a1      	movlt	r9, r4
 8005d16:	4630      	mov	r0, r6
 8005d18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d1c:	bfba      	itte	lt
 8005d1e:	461c      	movlt	r4, r3
 8005d20:	2501      	movlt	r5, #1
 8005d22:	2500      	movge	r5, #0
 8005d24:	f7ff fd40 	bl	80057a8 <_Balloc>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	b918      	cbnz	r0, 8005d34 <__mdiff+0x60>
 8005d2c:	4b31      	ldr	r3, [pc, #196]	@ (8005df4 <__mdiff+0x120>)
 8005d2e:	f240 2145 	movw	r1, #581	@ 0x245
 8005d32:	e7e3      	b.n	8005cfc <__mdiff+0x28>
 8005d34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d38:	6926      	ldr	r6, [r4, #16]
 8005d3a:	60c5      	str	r5, [r0, #12]
 8005d3c:	f109 0310 	add.w	r3, r9, #16
 8005d40:	f109 0514 	add.w	r5, r9, #20
 8005d44:	f104 0e14 	add.w	lr, r4, #20
 8005d48:	f100 0b14 	add.w	fp, r0, #20
 8005d4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005d54:	9301      	str	r3, [sp, #4]
 8005d56:	46d9      	mov	r9, fp
 8005d58:	f04f 0c00 	mov.w	ip, #0
 8005d5c:	9b01      	ldr	r3, [sp, #4]
 8005d5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005d62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005d66:	9301      	str	r3, [sp, #4]
 8005d68:	fa1f f38a 	uxth.w	r3, sl
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	b283      	uxth	r3, r0
 8005d70:	1acb      	subs	r3, r1, r3
 8005d72:	0c00      	lsrs	r0, r0, #16
 8005d74:	4463      	add	r3, ip
 8005d76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005d7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005d84:	4576      	cmp	r6, lr
 8005d86:	f849 3b04 	str.w	r3, [r9], #4
 8005d8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d8e:	d8e5      	bhi.n	8005d5c <__mdiff+0x88>
 8005d90:	1b33      	subs	r3, r6, r4
 8005d92:	3b15      	subs	r3, #21
 8005d94:	f023 0303 	bic.w	r3, r3, #3
 8005d98:	3415      	adds	r4, #21
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	42a6      	cmp	r6, r4
 8005d9e:	bf38      	it	cc
 8005da0:	2304      	movcc	r3, #4
 8005da2:	441d      	add	r5, r3
 8005da4:	445b      	add	r3, fp
 8005da6:	461e      	mov	r6, r3
 8005da8:	462c      	mov	r4, r5
 8005daa:	4544      	cmp	r4, r8
 8005dac:	d30e      	bcc.n	8005dcc <__mdiff+0xf8>
 8005dae:	f108 0103 	add.w	r1, r8, #3
 8005db2:	1b49      	subs	r1, r1, r5
 8005db4:	f021 0103 	bic.w	r1, r1, #3
 8005db8:	3d03      	subs	r5, #3
 8005dba:	45a8      	cmp	r8, r5
 8005dbc:	bf38      	it	cc
 8005dbe:	2100      	movcc	r1, #0
 8005dc0:	440b      	add	r3, r1
 8005dc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005dc6:	b191      	cbz	r1, 8005dee <__mdiff+0x11a>
 8005dc8:	6117      	str	r7, [r2, #16]
 8005dca:	e79d      	b.n	8005d08 <__mdiff+0x34>
 8005dcc:	f854 1b04 	ldr.w	r1, [r4], #4
 8005dd0:	46e6      	mov	lr, ip
 8005dd2:	0c08      	lsrs	r0, r1, #16
 8005dd4:	fa1c fc81 	uxtah	ip, ip, r1
 8005dd8:	4471      	add	r1, lr
 8005dda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005dde:	b289      	uxth	r1, r1
 8005de0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005de4:	f846 1b04 	str.w	r1, [r6], #4
 8005de8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dec:	e7dd      	b.n	8005daa <__mdiff+0xd6>
 8005dee:	3f01      	subs	r7, #1
 8005df0:	e7e7      	b.n	8005dc2 <__mdiff+0xee>
 8005df2:	bf00      	nop
 8005df4:	08006758 	.word	0x08006758
 8005df8:	08006769 	.word	0x08006769

08005dfc <__d2b>:
 8005dfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e00:	460f      	mov	r7, r1
 8005e02:	2101      	movs	r1, #1
 8005e04:	ec59 8b10 	vmov	r8, r9, d0
 8005e08:	4616      	mov	r6, r2
 8005e0a:	f7ff fccd 	bl	80057a8 <_Balloc>
 8005e0e:	4604      	mov	r4, r0
 8005e10:	b930      	cbnz	r0, 8005e20 <__d2b+0x24>
 8005e12:	4602      	mov	r2, r0
 8005e14:	4b23      	ldr	r3, [pc, #140]	@ (8005ea4 <__d2b+0xa8>)
 8005e16:	4824      	ldr	r0, [pc, #144]	@ (8005ea8 <__d2b+0xac>)
 8005e18:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e1c:	f000 f910 	bl	8006040 <__assert_func>
 8005e20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e28:	b10d      	cbz	r5, 8005e2e <__d2b+0x32>
 8005e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e2e:	9301      	str	r3, [sp, #4]
 8005e30:	f1b8 0300 	subs.w	r3, r8, #0
 8005e34:	d023      	beq.n	8005e7e <__d2b+0x82>
 8005e36:	4668      	mov	r0, sp
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	f7ff fd7c 	bl	8005936 <__lo0bits>
 8005e3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e42:	b1d0      	cbz	r0, 8005e7a <__d2b+0x7e>
 8005e44:	f1c0 0320 	rsb	r3, r0, #32
 8005e48:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4c:	430b      	orrs	r3, r1
 8005e4e:	40c2      	lsrs	r2, r0
 8005e50:	6163      	str	r3, [r4, #20]
 8005e52:	9201      	str	r2, [sp, #4]
 8005e54:	9b01      	ldr	r3, [sp, #4]
 8005e56:	61a3      	str	r3, [r4, #24]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	bf0c      	ite	eq
 8005e5c:	2201      	moveq	r2, #1
 8005e5e:	2202      	movne	r2, #2
 8005e60:	6122      	str	r2, [r4, #16]
 8005e62:	b1a5      	cbz	r5, 8005e8e <__d2b+0x92>
 8005e64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005e68:	4405      	add	r5, r0
 8005e6a:	603d      	str	r5, [r7, #0]
 8005e6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005e70:	6030      	str	r0, [r6, #0]
 8005e72:	4620      	mov	r0, r4
 8005e74:	b003      	add	sp, #12
 8005e76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e7a:	6161      	str	r1, [r4, #20]
 8005e7c:	e7ea      	b.n	8005e54 <__d2b+0x58>
 8005e7e:	a801      	add	r0, sp, #4
 8005e80:	f7ff fd59 	bl	8005936 <__lo0bits>
 8005e84:	9b01      	ldr	r3, [sp, #4]
 8005e86:	6163      	str	r3, [r4, #20]
 8005e88:	3020      	adds	r0, #32
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	e7e8      	b.n	8005e60 <__d2b+0x64>
 8005e8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005e92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005e96:	6038      	str	r0, [r7, #0]
 8005e98:	6918      	ldr	r0, [r3, #16]
 8005e9a:	f7ff fd2d 	bl	80058f8 <__hi0bits>
 8005e9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005ea2:	e7e5      	b.n	8005e70 <__d2b+0x74>
 8005ea4:	08006758 	.word	0x08006758
 8005ea8:	08006769 	.word	0x08006769

08005eac <__sflush_r>:
 8005eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eb4:	0716      	lsls	r6, r2, #28
 8005eb6:	4605      	mov	r5, r0
 8005eb8:	460c      	mov	r4, r1
 8005eba:	d454      	bmi.n	8005f66 <__sflush_r+0xba>
 8005ebc:	684b      	ldr	r3, [r1, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	dc02      	bgt.n	8005ec8 <__sflush_r+0x1c>
 8005ec2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dd48      	ble.n	8005f5a <__sflush_r+0xae>
 8005ec8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005eca:	2e00      	cmp	r6, #0
 8005ecc:	d045      	beq.n	8005f5a <__sflush_r+0xae>
 8005ece:	2300      	movs	r3, #0
 8005ed0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005ed4:	682f      	ldr	r7, [r5, #0]
 8005ed6:	6a21      	ldr	r1, [r4, #32]
 8005ed8:	602b      	str	r3, [r5, #0]
 8005eda:	d030      	beq.n	8005f3e <__sflush_r+0x92>
 8005edc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	0759      	lsls	r1, r3, #29
 8005ee2:	d505      	bpl.n	8005ef0 <__sflush_r+0x44>
 8005ee4:	6863      	ldr	r3, [r4, #4]
 8005ee6:	1ad2      	subs	r2, r2, r3
 8005ee8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005eea:	b10b      	cbz	r3, 8005ef0 <__sflush_r+0x44>
 8005eec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005eee:	1ad2      	subs	r2, r2, r3
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ef4:	6a21      	ldr	r1, [r4, #32]
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	47b0      	blx	r6
 8005efa:	1c43      	adds	r3, r0, #1
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	d106      	bne.n	8005f0e <__sflush_r+0x62>
 8005f00:	6829      	ldr	r1, [r5, #0]
 8005f02:	291d      	cmp	r1, #29
 8005f04:	d82b      	bhi.n	8005f5e <__sflush_r+0xb2>
 8005f06:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb0 <__sflush_r+0x104>)
 8005f08:	410a      	asrs	r2, r1
 8005f0a:	07d6      	lsls	r6, r2, #31
 8005f0c:	d427      	bmi.n	8005f5e <__sflush_r+0xb2>
 8005f0e:	2200      	movs	r2, #0
 8005f10:	6062      	str	r2, [r4, #4]
 8005f12:	04d9      	lsls	r1, r3, #19
 8005f14:	6922      	ldr	r2, [r4, #16]
 8005f16:	6022      	str	r2, [r4, #0]
 8005f18:	d504      	bpl.n	8005f24 <__sflush_r+0x78>
 8005f1a:	1c42      	adds	r2, r0, #1
 8005f1c:	d101      	bne.n	8005f22 <__sflush_r+0x76>
 8005f1e:	682b      	ldr	r3, [r5, #0]
 8005f20:	b903      	cbnz	r3, 8005f24 <__sflush_r+0x78>
 8005f22:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f26:	602f      	str	r7, [r5, #0]
 8005f28:	b1b9      	cbz	r1, 8005f5a <__sflush_r+0xae>
 8005f2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f2e:	4299      	cmp	r1, r3
 8005f30:	d002      	beq.n	8005f38 <__sflush_r+0x8c>
 8005f32:	4628      	mov	r0, r5
 8005f34:	f7ff fb38 	bl	80055a8 <_free_r>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f3c:	e00d      	b.n	8005f5a <__sflush_r+0xae>
 8005f3e:	2301      	movs	r3, #1
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b0      	blx	r6
 8005f44:	4602      	mov	r2, r0
 8005f46:	1c50      	adds	r0, r2, #1
 8005f48:	d1c9      	bne.n	8005ede <__sflush_r+0x32>
 8005f4a:	682b      	ldr	r3, [r5, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0c6      	beq.n	8005ede <__sflush_r+0x32>
 8005f50:	2b1d      	cmp	r3, #29
 8005f52:	d001      	beq.n	8005f58 <__sflush_r+0xac>
 8005f54:	2b16      	cmp	r3, #22
 8005f56:	d11e      	bne.n	8005f96 <__sflush_r+0xea>
 8005f58:	602f      	str	r7, [r5, #0]
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	e022      	b.n	8005fa4 <__sflush_r+0xf8>
 8005f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f62:	b21b      	sxth	r3, r3
 8005f64:	e01b      	b.n	8005f9e <__sflush_r+0xf2>
 8005f66:	690f      	ldr	r7, [r1, #16]
 8005f68:	2f00      	cmp	r7, #0
 8005f6a:	d0f6      	beq.n	8005f5a <__sflush_r+0xae>
 8005f6c:	0793      	lsls	r3, r2, #30
 8005f6e:	680e      	ldr	r6, [r1, #0]
 8005f70:	bf08      	it	eq
 8005f72:	694b      	ldreq	r3, [r1, #20]
 8005f74:	600f      	str	r7, [r1, #0]
 8005f76:	bf18      	it	ne
 8005f78:	2300      	movne	r3, #0
 8005f7a:	eba6 0807 	sub.w	r8, r6, r7
 8005f7e:	608b      	str	r3, [r1, #8]
 8005f80:	f1b8 0f00 	cmp.w	r8, #0
 8005f84:	dde9      	ble.n	8005f5a <__sflush_r+0xae>
 8005f86:	6a21      	ldr	r1, [r4, #32]
 8005f88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f8a:	4643      	mov	r3, r8
 8005f8c:	463a      	mov	r2, r7
 8005f8e:	4628      	mov	r0, r5
 8005f90:	47b0      	blx	r6
 8005f92:	2800      	cmp	r0, #0
 8005f94:	dc08      	bgt.n	8005fa8 <__sflush_r+0xfc>
 8005f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f9e:	81a3      	strh	r3, [r4, #12]
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fa8:	4407      	add	r7, r0
 8005faa:	eba8 0800 	sub.w	r8, r8, r0
 8005fae:	e7e7      	b.n	8005f80 <__sflush_r+0xd4>
 8005fb0:	dfbffffe 	.word	0xdfbffffe

08005fb4 <_fflush_r>:
 8005fb4:	b538      	push	{r3, r4, r5, lr}
 8005fb6:	690b      	ldr	r3, [r1, #16]
 8005fb8:	4605      	mov	r5, r0
 8005fba:	460c      	mov	r4, r1
 8005fbc:	b913      	cbnz	r3, 8005fc4 <_fflush_r+0x10>
 8005fbe:	2500      	movs	r5, #0
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	bd38      	pop	{r3, r4, r5, pc}
 8005fc4:	b118      	cbz	r0, 8005fce <_fflush_r+0x1a>
 8005fc6:	6a03      	ldr	r3, [r0, #32]
 8005fc8:	b90b      	cbnz	r3, 8005fce <_fflush_r+0x1a>
 8005fca:	f7fe fba7 	bl	800471c <__sinit>
 8005fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0f3      	beq.n	8005fbe <_fflush_r+0xa>
 8005fd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fd8:	07d0      	lsls	r0, r2, #31
 8005fda:	d404      	bmi.n	8005fe6 <_fflush_r+0x32>
 8005fdc:	0599      	lsls	r1, r3, #22
 8005fde:	d402      	bmi.n	8005fe6 <_fflush_r+0x32>
 8005fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fe2:	f7fe fc92 	bl	800490a <__retarget_lock_acquire_recursive>
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	4621      	mov	r1, r4
 8005fea:	f7ff ff5f 	bl	8005eac <__sflush_r>
 8005fee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ff0:	07da      	lsls	r2, r3, #31
 8005ff2:	4605      	mov	r5, r0
 8005ff4:	d4e4      	bmi.n	8005fc0 <_fflush_r+0xc>
 8005ff6:	89a3      	ldrh	r3, [r4, #12]
 8005ff8:	059b      	lsls	r3, r3, #22
 8005ffa:	d4e1      	bmi.n	8005fc0 <_fflush_r+0xc>
 8005ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ffe:	f7fe fc85 	bl	800490c <__retarget_lock_release_recursive>
 8006002:	e7dd      	b.n	8005fc0 <_fflush_r+0xc>

08006004 <_sbrk_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d06      	ldr	r5, [pc, #24]	@ (8006020 <_sbrk_r+0x1c>)
 8006008:	2300      	movs	r3, #0
 800600a:	4604      	mov	r4, r0
 800600c:	4608      	mov	r0, r1
 800600e:	602b      	str	r3, [r5, #0]
 8006010:	f7fb f956 	bl	80012c0 <_sbrk>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_sbrk_r+0x1a>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_sbrk_r+0x1a>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	20000388 	.word	0x20000388

08006024 <memcpy>:
 8006024:	440a      	add	r2, r1
 8006026:	4291      	cmp	r1, r2
 8006028:	f100 33ff 	add.w	r3, r0, #4294967295
 800602c:	d100      	bne.n	8006030 <memcpy+0xc>
 800602e:	4770      	bx	lr
 8006030:	b510      	push	{r4, lr}
 8006032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006036:	f803 4f01 	strb.w	r4, [r3, #1]!
 800603a:	4291      	cmp	r1, r2
 800603c:	d1f9      	bne.n	8006032 <memcpy+0xe>
 800603e:	bd10      	pop	{r4, pc}

08006040 <__assert_func>:
 8006040:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006042:	4614      	mov	r4, r2
 8006044:	461a      	mov	r2, r3
 8006046:	4b09      	ldr	r3, [pc, #36]	@ (800606c <__assert_func+0x2c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4605      	mov	r5, r0
 800604c:	68d8      	ldr	r0, [r3, #12]
 800604e:	b954      	cbnz	r4, 8006066 <__assert_func+0x26>
 8006050:	4b07      	ldr	r3, [pc, #28]	@ (8006070 <__assert_func+0x30>)
 8006052:	461c      	mov	r4, r3
 8006054:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006058:	9100      	str	r1, [sp, #0]
 800605a:	462b      	mov	r3, r5
 800605c:	4905      	ldr	r1, [pc, #20]	@ (8006074 <__assert_func+0x34>)
 800605e:	f000 f841 	bl	80060e4 <fiprintf>
 8006062:	f000 f851 	bl	8006108 <abort>
 8006066:	4b04      	ldr	r3, [pc, #16]	@ (8006078 <__assert_func+0x38>)
 8006068:	e7f4      	b.n	8006054 <__assert_func+0x14>
 800606a:	bf00      	nop
 800606c:	2000001c 	.word	0x2000001c
 8006070:	08006905 	.word	0x08006905
 8006074:	080068d7 	.word	0x080068d7
 8006078:	080068ca 	.word	0x080068ca

0800607c <_calloc_r>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	fba1 5402 	umull	r5, r4, r1, r2
 8006082:	b93c      	cbnz	r4, 8006094 <_calloc_r+0x18>
 8006084:	4629      	mov	r1, r5
 8006086:	f7ff fb03 	bl	8005690 <_malloc_r>
 800608a:	4606      	mov	r6, r0
 800608c:	b928      	cbnz	r0, 800609a <_calloc_r+0x1e>
 800608e:	2600      	movs	r6, #0
 8006090:	4630      	mov	r0, r6
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	220c      	movs	r2, #12
 8006096:	6002      	str	r2, [r0, #0]
 8006098:	e7f9      	b.n	800608e <_calloc_r+0x12>
 800609a:	462a      	mov	r2, r5
 800609c:	4621      	mov	r1, r4
 800609e:	f7fe fbb6 	bl	800480e <memset>
 80060a2:	e7f5      	b.n	8006090 <_calloc_r+0x14>

080060a4 <__ascii_mbtowc>:
 80060a4:	b082      	sub	sp, #8
 80060a6:	b901      	cbnz	r1, 80060aa <__ascii_mbtowc+0x6>
 80060a8:	a901      	add	r1, sp, #4
 80060aa:	b142      	cbz	r2, 80060be <__ascii_mbtowc+0x1a>
 80060ac:	b14b      	cbz	r3, 80060c2 <__ascii_mbtowc+0x1e>
 80060ae:	7813      	ldrb	r3, [r2, #0]
 80060b0:	600b      	str	r3, [r1, #0]
 80060b2:	7812      	ldrb	r2, [r2, #0]
 80060b4:	1e10      	subs	r0, r2, #0
 80060b6:	bf18      	it	ne
 80060b8:	2001      	movne	r0, #1
 80060ba:	b002      	add	sp, #8
 80060bc:	4770      	bx	lr
 80060be:	4610      	mov	r0, r2
 80060c0:	e7fb      	b.n	80060ba <__ascii_mbtowc+0x16>
 80060c2:	f06f 0001 	mvn.w	r0, #1
 80060c6:	e7f8      	b.n	80060ba <__ascii_mbtowc+0x16>

080060c8 <__ascii_wctomb>:
 80060c8:	4603      	mov	r3, r0
 80060ca:	4608      	mov	r0, r1
 80060cc:	b141      	cbz	r1, 80060e0 <__ascii_wctomb+0x18>
 80060ce:	2aff      	cmp	r2, #255	@ 0xff
 80060d0:	d904      	bls.n	80060dc <__ascii_wctomb+0x14>
 80060d2:	228a      	movs	r2, #138	@ 0x8a
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	f04f 30ff 	mov.w	r0, #4294967295
 80060da:	4770      	bx	lr
 80060dc:	700a      	strb	r2, [r1, #0]
 80060de:	2001      	movs	r0, #1
 80060e0:	4770      	bx	lr
	...

080060e4 <fiprintf>:
 80060e4:	b40e      	push	{r1, r2, r3}
 80060e6:	b503      	push	{r0, r1, lr}
 80060e8:	4601      	mov	r1, r0
 80060ea:	ab03      	add	r3, sp, #12
 80060ec:	4805      	ldr	r0, [pc, #20]	@ (8006104 <fiprintf+0x20>)
 80060ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80060f2:	6800      	ldr	r0, [r0, #0]
 80060f4:	9301      	str	r3, [sp, #4]
 80060f6:	f000 f837 	bl	8006168 <_vfiprintf_r>
 80060fa:	b002      	add	sp, #8
 80060fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006100:	b003      	add	sp, #12
 8006102:	4770      	bx	lr
 8006104:	2000001c 	.word	0x2000001c

08006108 <abort>:
 8006108:	b508      	push	{r3, lr}
 800610a:	2006      	movs	r0, #6
 800610c:	f000 fa00 	bl	8006510 <raise>
 8006110:	2001      	movs	r0, #1
 8006112:	f7fb f85d 	bl	80011d0 <_exit>

08006116 <__sfputc_r>:
 8006116:	6893      	ldr	r3, [r2, #8]
 8006118:	3b01      	subs	r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	b410      	push	{r4}
 800611e:	6093      	str	r3, [r2, #8]
 8006120:	da08      	bge.n	8006134 <__sfputc_r+0x1e>
 8006122:	6994      	ldr	r4, [r2, #24]
 8006124:	42a3      	cmp	r3, r4
 8006126:	db01      	blt.n	800612c <__sfputc_r+0x16>
 8006128:	290a      	cmp	r1, #10
 800612a:	d103      	bne.n	8006134 <__sfputc_r+0x1e>
 800612c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006130:	f000 b932 	b.w	8006398 <__swbuf_r>
 8006134:	6813      	ldr	r3, [r2, #0]
 8006136:	1c58      	adds	r0, r3, #1
 8006138:	6010      	str	r0, [r2, #0]
 800613a:	7019      	strb	r1, [r3, #0]
 800613c:	4608      	mov	r0, r1
 800613e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006142:	4770      	bx	lr

08006144 <__sfputs_r>:
 8006144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006146:	4606      	mov	r6, r0
 8006148:	460f      	mov	r7, r1
 800614a:	4614      	mov	r4, r2
 800614c:	18d5      	adds	r5, r2, r3
 800614e:	42ac      	cmp	r4, r5
 8006150:	d101      	bne.n	8006156 <__sfputs_r+0x12>
 8006152:	2000      	movs	r0, #0
 8006154:	e007      	b.n	8006166 <__sfputs_r+0x22>
 8006156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800615a:	463a      	mov	r2, r7
 800615c:	4630      	mov	r0, r6
 800615e:	f7ff ffda 	bl	8006116 <__sfputc_r>
 8006162:	1c43      	adds	r3, r0, #1
 8006164:	d1f3      	bne.n	800614e <__sfputs_r+0xa>
 8006166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006168 <_vfiprintf_r>:
 8006168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800616c:	460d      	mov	r5, r1
 800616e:	b09d      	sub	sp, #116	@ 0x74
 8006170:	4614      	mov	r4, r2
 8006172:	4698      	mov	r8, r3
 8006174:	4606      	mov	r6, r0
 8006176:	b118      	cbz	r0, 8006180 <_vfiprintf_r+0x18>
 8006178:	6a03      	ldr	r3, [r0, #32]
 800617a:	b90b      	cbnz	r3, 8006180 <_vfiprintf_r+0x18>
 800617c:	f7fe face 	bl	800471c <__sinit>
 8006180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006182:	07d9      	lsls	r1, r3, #31
 8006184:	d405      	bmi.n	8006192 <_vfiprintf_r+0x2a>
 8006186:	89ab      	ldrh	r3, [r5, #12]
 8006188:	059a      	lsls	r2, r3, #22
 800618a:	d402      	bmi.n	8006192 <_vfiprintf_r+0x2a>
 800618c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800618e:	f7fe fbbc 	bl	800490a <__retarget_lock_acquire_recursive>
 8006192:	89ab      	ldrh	r3, [r5, #12]
 8006194:	071b      	lsls	r3, r3, #28
 8006196:	d501      	bpl.n	800619c <_vfiprintf_r+0x34>
 8006198:	692b      	ldr	r3, [r5, #16]
 800619a:	b99b      	cbnz	r3, 80061c4 <_vfiprintf_r+0x5c>
 800619c:	4629      	mov	r1, r5
 800619e:	4630      	mov	r0, r6
 80061a0:	f000 f938 	bl	8006414 <__swsetup_r>
 80061a4:	b170      	cbz	r0, 80061c4 <_vfiprintf_r+0x5c>
 80061a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061a8:	07dc      	lsls	r4, r3, #31
 80061aa:	d504      	bpl.n	80061b6 <_vfiprintf_r+0x4e>
 80061ac:	f04f 30ff 	mov.w	r0, #4294967295
 80061b0:	b01d      	add	sp, #116	@ 0x74
 80061b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061b6:	89ab      	ldrh	r3, [r5, #12]
 80061b8:	0598      	lsls	r0, r3, #22
 80061ba:	d4f7      	bmi.n	80061ac <_vfiprintf_r+0x44>
 80061bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061be:	f7fe fba5 	bl	800490c <__retarget_lock_release_recursive>
 80061c2:	e7f3      	b.n	80061ac <_vfiprintf_r+0x44>
 80061c4:	2300      	movs	r3, #0
 80061c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061c8:	2320      	movs	r3, #32
 80061ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80061d2:	2330      	movs	r3, #48	@ 0x30
 80061d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006384 <_vfiprintf_r+0x21c>
 80061d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061dc:	f04f 0901 	mov.w	r9, #1
 80061e0:	4623      	mov	r3, r4
 80061e2:	469a      	mov	sl, r3
 80061e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061e8:	b10a      	cbz	r2, 80061ee <_vfiprintf_r+0x86>
 80061ea:	2a25      	cmp	r2, #37	@ 0x25
 80061ec:	d1f9      	bne.n	80061e2 <_vfiprintf_r+0x7a>
 80061ee:	ebba 0b04 	subs.w	fp, sl, r4
 80061f2:	d00b      	beq.n	800620c <_vfiprintf_r+0xa4>
 80061f4:	465b      	mov	r3, fp
 80061f6:	4622      	mov	r2, r4
 80061f8:	4629      	mov	r1, r5
 80061fa:	4630      	mov	r0, r6
 80061fc:	f7ff ffa2 	bl	8006144 <__sfputs_r>
 8006200:	3001      	adds	r0, #1
 8006202:	f000 80a7 	beq.w	8006354 <_vfiprintf_r+0x1ec>
 8006206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006208:	445a      	add	r2, fp
 800620a:	9209      	str	r2, [sp, #36]	@ 0x24
 800620c:	f89a 3000 	ldrb.w	r3, [sl]
 8006210:	2b00      	cmp	r3, #0
 8006212:	f000 809f 	beq.w	8006354 <_vfiprintf_r+0x1ec>
 8006216:	2300      	movs	r3, #0
 8006218:	f04f 32ff 	mov.w	r2, #4294967295
 800621c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006220:	f10a 0a01 	add.w	sl, sl, #1
 8006224:	9304      	str	r3, [sp, #16]
 8006226:	9307      	str	r3, [sp, #28]
 8006228:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800622c:	931a      	str	r3, [sp, #104]	@ 0x68
 800622e:	4654      	mov	r4, sl
 8006230:	2205      	movs	r2, #5
 8006232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006236:	4853      	ldr	r0, [pc, #332]	@ (8006384 <_vfiprintf_r+0x21c>)
 8006238:	f7f9 ffca 	bl	80001d0 <memchr>
 800623c:	9a04      	ldr	r2, [sp, #16]
 800623e:	b9d8      	cbnz	r0, 8006278 <_vfiprintf_r+0x110>
 8006240:	06d1      	lsls	r1, r2, #27
 8006242:	bf44      	itt	mi
 8006244:	2320      	movmi	r3, #32
 8006246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800624a:	0713      	lsls	r3, r2, #28
 800624c:	bf44      	itt	mi
 800624e:	232b      	movmi	r3, #43	@ 0x2b
 8006250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006254:	f89a 3000 	ldrb.w	r3, [sl]
 8006258:	2b2a      	cmp	r3, #42	@ 0x2a
 800625a:	d015      	beq.n	8006288 <_vfiprintf_r+0x120>
 800625c:	9a07      	ldr	r2, [sp, #28]
 800625e:	4654      	mov	r4, sl
 8006260:	2000      	movs	r0, #0
 8006262:	f04f 0c0a 	mov.w	ip, #10
 8006266:	4621      	mov	r1, r4
 8006268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800626c:	3b30      	subs	r3, #48	@ 0x30
 800626e:	2b09      	cmp	r3, #9
 8006270:	d94b      	bls.n	800630a <_vfiprintf_r+0x1a2>
 8006272:	b1b0      	cbz	r0, 80062a2 <_vfiprintf_r+0x13a>
 8006274:	9207      	str	r2, [sp, #28]
 8006276:	e014      	b.n	80062a2 <_vfiprintf_r+0x13a>
 8006278:	eba0 0308 	sub.w	r3, r0, r8
 800627c:	fa09 f303 	lsl.w	r3, r9, r3
 8006280:	4313      	orrs	r3, r2
 8006282:	9304      	str	r3, [sp, #16]
 8006284:	46a2      	mov	sl, r4
 8006286:	e7d2      	b.n	800622e <_vfiprintf_r+0xc6>
 8006288:	9b03      	ldr	r3, [sp, #12]
 800628a:	1d19      	adds	r1, r3, #4
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	9103      	str	r1, [sp, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	bfbb      	ittet	lt
 8006294:	425b      	neglt	r3, r3
 8006296:	f042 0202 	orrlt.w	r2, r2, #2
 800629a:	9307      	strge	r3, [sp, #28]
 800629c:	9307      	strlt	r3, [sp, #28]
 800629e:	bfb8      	it	lt
 80062a0:	9204      	strlt	r2, [sp, #16]
 80062a2:	7823      	ldrb	r3, [r4, #0]
 80062a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80062a6:	d10a      	bne.n	80062be <_vfiprintf_r+0x156>
 80062a8:	7863      	ldrb	r3, [r4, #1]
 80062aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80062ac:	d132      	bne.n	8006314 <_vfiprintf_r+0x1ac>
 80062ae:	9b03      	ldr	r3, [sp, #12]
 80062b0:	1d1a      	adds	r2, r3, #4
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	9203      	str	r2, [sp, #12]
 80062b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062ba:	3402      	adds	r4, #2
 80062bc:	9305      	str	r3, [sp, #20]
 80062be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006394 <_vfiprintf_r+0x22c>
 80062c2:	7821      	ldrb	r1, [r4, #0]
 80062c4:	2203      	movs	r2, #3
 80062c6:	4650      	mov	r0, sl
 80062c8:	f7f9 ff82 	bl	80001d0 <memchr>
 80062cc:	b138      	cbz	r0, 80062de <_vfiprintf_r+0x176>
 80062ce:	9b04      	ldr	r3, [sp, #16]
 80062d0:	eba0 000a 	sub.w	r0, r0, sl
 80062d4:	2240      	movs	r2, #64	@ 0x40
 80062d6:	4082      	lsls	r2, r0
 80062d8:	4313      	orrs	r3, r2
 80062da:	3401      	adds	r4, #1
 80062dc:	9304      	str	r3, [sp, #16]
 80062de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062e2:	4829      	ldr	r0, [pc, #164]	@ (8006388 <_vfiprintf_r+0x220>)
 80062e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062e8:	2206      	movs	r2, #6
 80062ea:	f7f9 ff71 	bl	80001d0 <memchr>
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d03f      	beq.n	8006372 <_vfiprintf_r+0x20a>
 80062f2:	4b26      	ldr	r3, [pc, #152]	@ (800638c <_vfiprintf_r+0x224>)
 80062f4:	bb1b      	cbnz	r3, 800633e <_vfiprintf_r+0x1d6>
 80062f6:	9b03      	ldr	r3, [sp, #12]
 80062f8:	3307      	adds	r3, #7
 80062fa:	f023 0307 	bic.w	r3, r3, #7
 80062fe:	3308      	adds	r3, #8
 8006300:	9303      	str	r3, [sp, #12]
 8006302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006304:	443b      	add	r3, r7
 8006306:	9309      	str	r3, [sp, #36]	@ 0x24
 8006308:	e76a      	b.n	80061e0 <_vfiprintf_r+0x78>
 800630a:	fb0c 3202 	mla	r2, ip, r2, r3
 800630e:	460c      	mov	r4, r1
 8006310:	2001      	movs	r0, #1
 8006312:	e7a8      	b.n	8006266 <_vfiprintf_r+0xfe>
 8006314:	2300      	movs	r3, #0
 8006316:	3401      	adds	r4, #1
 8006318:	9305      	str	r3, [sp, #20]
 800631a:	4619      	mov	r1, r3
 800631c:	f04f 0c0a 	mov.w	ip, #10
 8006320:	4620      	mov	r0, r4
 8006322:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006326:	3a30      	subs	r2, #48	@ 0x30
 8006328:	2a09      	cmp	r2, #9
 800632a:	d903      	bls.n	8006334 <_vfiprintf_r+0x1cc>
 800632c:	2b00      	cmp	r3, #0
 800632e:	d0c6      	beq.n	80062be <_vfiprintf_r+0x156>
 8006330:	9105      	str	r1, [sp, #20]
 8006332:	e7c4      	b.n	80062be <_vfiprintf_r+0x156>
 8006334:	fb0c 2101 	mla	r1, ip, r1, r2
 8006338:	4604      	mov	r4, r0
 800633a:	2301      	movs	r3, #1
 800633c:	e7f0      	b.n	8006320 <_vfiprintf_r+0x1b8>
 800633e:	ab03      	add	r3, sp, #12
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	462a      	mov	r2, r5
 8006344:	4b12      	ldr	r3, [pc, #72]	@ (8006390 <_vfiprintf_r+0x228>)
 8006346:	a904      	add	r1, sp, #16
 8006348:	4630      	mov	r0, r6
 800634a:	f7fd fda3 	bl	8003e94 <_printf_float>
 800634e:	4607      	mov	r7, r0
 8006350:	1c78      	adds	r0, r7, #1
 8006352:	d1d6      	bne.n	8006302 <_vfiprintf_r+0x19a>
 8006354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006356:	07d9      	lsls	r1, r3, #31
 8006358:	d405      	bmi.n	8006366 <_vfiprintf_r+0x1fe>
 800635a:	89ab      	ldrh	r3, [r5, #12]
 800635c:	059a      	lsls	r2, r3, #22
 800635e:	d402      	bmi.n	8006366 <_vfiprintf_r+0x1fe>
 8006360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006362:	f7fe fad3 	bl	800490c <__retarget_lock_release_recursive>
 8006366:	89ab      	ldrh	r3, [r5, #12]
 8006368:	065b      	lsls	r3, r3, #25
 800636a:	f53f af1f 	bmi.w	80061ac <_vfiprintf_r+0x44>
 800636e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006370:	e71e      	b.n	80061b0 <_vfiprintf_r+0x48>
 8006372:	ab03      	add	r3, sp, #12
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	462a      	mov	r2, r5
 8006378:	4b05      	ldr	r3, [pc, #20]	@ (8006390 <_vfiprintf_r+0x228>)
 800637a:	a904      	add	r1, sp, #16
 800637c:	4630      	mov	r0, r6
 800637e:	f7fe f821 	bl	80043c4 <_printf_i>
 8006382:	e7e4      	b.n	800634e <_vfiprintf_r+0x1e6>
 8006384:	08006a07 	.word	0x08006a07
 8006388:	08006a11 	.word	0x08006a11
 800638c:	08003e95 	.word	0x08003e95
 8006390:	08006145 	.word	0x08006145
 8006394:	08006a0d 	.word	0x08006a0d

08006398 <__swbuf_r>:
 8006398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800639a:	460e      	mov	r6, r1
 800639c:	4614      	mov	r4, r2
 800639e:	4605      	mov	r5, r0
 80063a0:	b118      	cbz	r0, 80063aa <__swbuf_r+0x12>
 80063a2:	6a03      	ldr	r3, [r0, #32]
 80063a4:	b90b      	cbnz	r3, 80063aa <__swbuf_r+0x12>
 80063a6:	f7fe f9b9 	bl	800471c <__sinit>
 80063aa:	69a3      	ldr	r3, [r4, #24]
 80063ac:	60a3      	str	r3, [r4, #8]
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	071a      	lsls	r2, r3, #28
 80063b2:	d501      	bpl.n	80063b8 <__swbuf_r+0x20>
 80063b4:	6923      	ldr	r3, [r4, #16]
 80063b6:	b943      	cbnz	r3, 80063ca <__swbuf_r+0x32>
 80063b8:	4621      	mov	r1, r4
 80063ba:	4628      	mov	r0, r5
 80063bc:	f000 f82a 	bl	8006414 <__swsetup_r>
 80063c0:	b118      	cbz	r0, 80063ca <__swbuf_r+0x32>
 80063c2:	f04f 37ff 	mov.w	r7, #4294967295
 80063c6:	4638      	mov	r0, r7
 80063c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063ca:	6823      	ldr	r3, [r4, #0]
 80063cc:	6922      	ldr	r2, [r4, #16]
 80063ce:	1a98      	subs	r0, r3, r2
 80063d0:	6963      	ldr	r3, [r4, #20]
 80063d2:	b2f6      	uxtb	r6, r6
 80063d4:	4283      	cmp	r3, r0
 80063d6:	4637      	mov	r7, r6
 80063d8:	dc05      	bgt.n	80063e6 <__swbuf_r+0x4e>
 80063da:	4621      	mov	r1, r4
 80063dc:	4628      	mov	r0, r5
 80063de:	f7ff fde9 	bl	8005fb4 <_fflush_r>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d1ed      	bne.n	80063c2 <__swbuf_r+0x2a>
 80063e6:	68a3      	ldr	r3, [r4, #8]
 80063e8:	3b01      	subs	r3, #1
 80063ea:	60a3      	str	r3, [r4, #8]
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	1c5a      	adds	r2, r3, #1
 80063f0:	6022      	str	r2, [r4, #0]
 80063f2:	701e      	strb	r6, [r3, #0]
 80063f4:	6962      	ldr	r2, [r4, #20]
 80063f6:	1c43      	adds	r3, r0, #1
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d004      	beq.n	8006406 <__swbuf_r+0x6e>
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	07db      	lsls	r3, r3, #31
 8006400:	d5e1      	bpl.n	80063c6 <__swbuf_r+0x2e>
 8006402:	2e0a      	cmp	r6, #10
 8006404:	d1df      	bne.n	80063c6 <__swbuf_r+0x2e>
 8006406:	4621      	mov	r1, r4
 8006408:	4628      	mov	r0, r5
 800640a:	f7ff fdd3 	bl	8005fb4 <_fflush_r>
 800640e:	2800      	cmp	r0, #0
 8006410:	d0d9      	beq.n	80063c6 <__swbuf_r+0x2e>
 8006412:	e7d6      	b.n	80063c2 <__swbuf_r+0x2a>

08006414 <__swsetup_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	4b29      	ldr	r3, [pc, #164]	@ (80064bc <__swsetup_r+0xa8>)
 8006418:	4605      	mov	r5, r0
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	460c      	mov	r4, r1
 800641e:	b118      	cbz	r0, 8006428 <__swsetup_r+0x14>
 8006420:	6a03      	ldr	r3, [r0, #32]
 8006422:	b90b      	cbnz	r3, 8006428 <__swsetup_r+0x14>
 8006424:	f7fe f97a 	bl	800471c <__sinit>
 8006428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800642c:	0719      	lsls	r1, r3, #28
 800642e:	d422      	bmi.n	8006476 <__swsetup_r+0x62>
 8006430:	06da      	lsls	r2, r3, #27
 8006432:	d407      	bmi.n	8006444 <__swsetup_r+0x30>
 8006434:	2209      	movs	r2, #9
 8006436:	602a      	str	r2, [r5, #0]
 8006438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	f04f 30ff 	mov.w	r0, #4294967295
 8006442:	e033      	b.n	80064ac <__swsetup_r+0x98>
 8006444:	0758      	lsls	r0, r3, #29
 8006446:	d512      	bpl.n	800646e <__swsetup_r+0x5a>
 8006448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800644a:	b141      	cbz	r1, 800645e <__swsetup_r+0x4a>
 800644c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006450:	4299      	cmp	r1, r3
 8006452:	d002      	beq.n	800645a <__swsetup_r+0x46>
 8006454:	4628      	mov	r0, r5
 8006456:	f7ff f8a7 	bl	80055a8 <_free_r>
 800645a:	2300      	movs	r3, #0
 800645c:	6363      	str	r3, [r4, #52]	@ 0x34
 800645e:	89a3      	ldrh	r3, [r4, #12]
 8006460:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006464:	81a3      	strh	r3, [r4, #12]
 8006466:	2300      	movs	r3, #0
 8006468:	6063      	str	r3, [r4, #4]
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	89a3      	ldrh	r3, [r4, #12]
 8006470:	f043 0308 	orr.w	r3, r3, #8
 8006474:	81a3      	strh	r3, [r4, #12]
 8006476:	6923      	ldr	r3, [r4, #16]
 8006478:	b94b      	cbnz	r3, 800648e <__swsetup_r+0x7a>
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006484:	d003      	beq.n	800648e <__swsetup_r+0x7a>
 8006486:	4621      	mov	r1, r4
 8006488:	4628      	mov	r0, r5
 800648a:	f000 f883 	bl	8006594 <__smakebuf_r>
 800648e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006492:	f013 0201 	ands.w	r2, r3, #1
 8006496:	d00a      	beq.n	80064ae <__swsetup_r+0x9a>
 8006498:	2200      	movs	r2, #0
 800649a:	60a2      	str	r2, [r4, #8]
 800649c:	6962      	ldr	r2, [r4, #20]
 800649e:	4252      	negs	r2, r2
 80064a0:	61a2      	str	r2, [r4, #24]
 80064a2:	6922      	ldr	r2, [r4, #16]
 80064a4:	b942      	cbnz	r2, 80064b8 <__swsetup_r+0xa4>
 80064a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80064aa:	d1c5      	bne.n	8006438 <__swsetup_r+0x24>
 80064ac:	bd38      	pop	{r3, r4, r5, pc}
 80064ae:	0799      	lsls	r1, r3, #30
 80064b0:	bf58      	it	pl
 80064b2:	6962      	ldrpl	r2, [r4, #20]
 80064b4:	60a2      	str	r2, [r4, #8]
 80064b6:	e7f4      	b.n	80064a2 <__swsetup_r+0x8e>
 80064b8:	2000      	movs	r0, #0
 80064ba:	e7f7      	b.n	80064ac <__swsetup_r+0x98>
 80064bc:	2000001c 	.word	0x2000001c

080064c0 <_raise_r>:
 80064c0:	291f      	cmp	r1, #31
 80064c2:	b538      	push	{r3, r4, r5, lr}
 80064c4:	4605      	mov	r5, r0
 80064c6:	460c      	mov	r4, r1
 80064c8:	d904      	bls.n	80064d4 <_raise_r+0x14>
 80064ca:	2316      	movs	r3, #22
 80064cc:	6003      	str	r3, [r0, #0]
 80064ce:	f04f 30ff 	mov.w	r0, #4294967295
 80064d2:	bd38      	pop	{r3, r4, r5, pc}
 80064d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80064d6:	b112      	cbz	r2, 80064de <_raise_r+0x1e>
 80064d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064dc:	b94b      	cbnz	r3, 80064f2 <_raise_r+0x32>
 80064de:	4628      	mov	r0, r5
 80064e0:	f000 f830 	bl	8006544 <_getpid_r>
 80064e4:	4622      	mov	r2, r4
 80064e6:	4601      	mov	r1, r0
 80064e8:	4628      	mov	r0, r5
 80064ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064ee:	f000 b817 	b.w	8006520 <_kill_r>
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d00a      	beq.n	800650c <_raise_r+0x4c>
 80064f6:	1c59      	adds	r1, r3, #1
 80064f8:	d103      	bne.n	8006502 <_raise_r+0x42>
 80064fa:	2316      	movs	r3, #22
 80064fc:	6003      	str	r3, [r0, #0]
 80064fe:	2001      	movs	r0, #1
 8006500:	e7e7      	b.n	80064d2 <_raise_r+0x12>
 8006502:	2100      	movs	r1, #0
 8006504:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006508:	4620      	mov	r0, r4
 800650a:	4798      	blx	r3
 800650c:	2000      	movs	r0, #0
 800650e:	e7e0      	b.n	80064d2 <_raise_r+0x12>

08006510 <raise>:
 8006510:	4b02      	ldr	r3, [pc, #8]	@ (800651c <raise+0xc>)
 8006512:	4601      	mov	r1, r0
 8006514:	6818      	ldr	r0, [r3, #0]
 8006516:	f7ff bfd3 	b.w	80064c0 <_raise_r>
 800651a:	bf00      	nop
 800651c:	2000001c 	.word	0x2000001c

08006520 <_kill_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4d07      	ldr	r5, [pc, #28]	@ (8006540 <_kill_r+0x20>)
 8006524:	2300      	movs	r3, #0
 8006526:	4604      	mov	r4, r0
 8006528:	4608      	mov	r0, r1
 800652a:	4611      	mov	r1, r2
 800652c:	602b      	str	r3, [r5, #0]
 800652e:	f7fa fe3f 	bl	80011b0 <_kill>
 8006532:	1c43      	adds	r3, r0, #1
 8006534:	d102      	bne.n	800653c <_kill_r+0x1c>
 8006536:	682b      	ldr	r3, [r5, #0]
 8006538:	b103      	cbz	r3, 800653c <_kill_r+0x1c>
 800653a:	6023      	str	r3, [r4, #0]
 800653c:	bd38      	pop	{r3, r4, r5, pc}
 800653e:	bf00      	nop
 8006540:	20000388 	.word	0x20000388

08006544 <_getpid_r>:
 8006544:	f7fa be2c 	b.w	80011a0 <_getpid>

08006548 <__swhatbuf_r>:
 8006548:	b570      	push	{r4, r5, r6, lr}
 800654a:	460c      	mov	r4, r1
 800654c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006550:	2900      	cmp	r1, #0
 8006552:	b096      	sub	sp, #88	@ 0x58
 8006554:	4615      	mov	r5, r2
 8006556:	461e      	mov	r6, r3
 8006558:	da0d      	bge.n	8006576 <__swhatbuf_r+0x2e>
 800655a:	89a3      	ldrh	r3, [r4, #12]
 800655c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006560:	f04f 0100 	mov.w	r1, #0
 8006564:	bf14      	ite	ne
 8006566:	2340      	movne	r3, #64	@ 0x40
 8006568:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800656c:	2000      	movs	r0, #0
 800656e:	6031      	str	r1, [r6, #0]
 8006570:	602b      	str	r3, [r5, #0]
 8006572:	b016      	add	sp, #88	@ 0x58
 8006574:	bd70      	pop	{r4, r5, r6, pc}
 8006576:	466a      	mov	r2, sp
 8006578:	f000 f848 	bl	800660c <_fstat_r>
 800657c:	2800      	cmp	r0, #0
 800657e:	dbec      	blt.n	800655a <__swhatbuf_r+0x12>
 8006580:	9901      	ldr	r1, [sp, #4]
 8006582:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006586:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800658a:	4259      	negs	r1, r3
 800658c:	4159      	adcs	r1, r3
 800658e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006592:	e7eb      	b.n	800656c <__swhatbuf_r+0x24>

08006594 <__smakebuf_r>:
 8006594:	898b      	ldrh	r3, [r1, #12]
 8006596:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006598:	079d      	lsls	r5, r3, #30
 800659a:	4606      	mov	r6, r0
 800659c:	460c      	mov	r4, r1
 800659e:	d507      	bpl.n	80065b0 <__smakebuf_r+0x1c>
 80065a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80065a4:	6023      	str	r3, [r4, #0]
 80065a6:	6123      	str	r3, [r4, #16]
 80065a8:	2301      	movs	r3, #1
 80065aa:	6163      	str	r3, [r4, #20]
 80065ac:	b003      	add	sp, #12
 80065ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065b0:	ab01      	add	r3, sp, #4
 80065b2:	466a      	mov	r2, sp
 80065b4:	f7ff ffc8 	bl	8006548 <__swhatbuf_r>
 80065b8:	9f00      	ldr	r7, [sp, #0]
 80065ba:	4605      	mov	r5, r0
 80065bc:	4639      	mov	r1, r7
 80065be:	4630      	mov	r0, r6
 80065c0:	f7ff f866 	bl	8005690 <_malloc_r>
 80065c4:	b948      	cbnz	r0, 80065da <__smakebuf_r+0x46>
 80065c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ca:	059a      	lsls	r2, r3, #22
 80065cc:	d4ee      	bmi.n	80065ac <__smakebuf_r+0x18>
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	f043 0302 	orr.w	r3, r3, #2
 80065d6:	81a3      	strh	r3, [r4, #12]
 80065d8:	e7e2      	b.n	80065a0 <__smakebuf_r+0xc>
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	6020      	str	r0, [r4, #0]
 80065de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065e2:	81a3      	strh	r3, [r4, #12]
 80065e4:	9b01      	ldr	r3, [sp, #4]
 80065e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80065ea:	b15b      	cbz	r3, 8006604 <__smakebuf_r+0x70>
 80065ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065f0:	4630      	mov	r0, r6
 80065f2:	f000 f81d 	bl	8006630 <_isatty_r>
 80065f6:	b128      	cbz	r0, 8006604 <__smakebuf_r+0x70>
 80065f8:	89a3      	ldrh	r3, [r4, #12]
 80065fa:	f023 0303 	bic.w	r3, r3, #3
 80065fe:	f043 0301 	orr.w	r3, r3, #1
 8006602:	81a3      	strh	r3, [r4, #12]
 8006604:	89a3      	ldrh	r3, [r4, #12]
 8006606:	431d      	orrs	r5, r3
 8006608:	81a5      	strh	r5, [r4, #12]
 800660a:	e7cf      	b.n	80065ac <__smakebuf_r+0x18>

0800660c <_fstat_r>:
 800660c:	b538      	push	{r3, r4, r5, lr}
 800660e:	4d07      	ldr	r5, [pc, #28]	@ (800662c <_fstat_r+0x20>)
 8006610:	2300      	movs	r3, #0
 8006612:	4604      	mov	r4, r0
 8006614:	4608      	mov	r0, r1
 8006616:	4611      	mov	r1, r2
 8006618:	602b      	str	r3, [r5, #0]
 800661a:	f7fa fe29 	bl	8001270 <_fstat>
 800661e:	1c43      	adds	r3, r0, #1
 8006620:	d102      	bne.n	8006628 <_fstat_r+0x1c>
 8006622:	682b      	ldr	r3, [r5, #0]
 8006624:	b103      	cbz	r3, 8006628 <_fstat_r+0x1c>
 8006626:	6023      	str	r3, [r4, #0]
 8006628:	bd38      	pop	{r3, r4, r5, pc}
 800662a:	bf00      	nop
 800662c:	20000388 	.word	0x20000388

08006630 <_isatty_r>:
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4d06      	ldr	r5, [pc, #24]	@ (800664c <_isatty_r+0x1c>)
 8006634:	2300      	movs	r3, #0
 8006636:	4604      	mov	r4, r0
 8006638:	4608      	mov	r0, r1
 800663a:	602b      	str	r3, [r5, #0]
 800663c:	f7fa fe28 	bl	8001290 <_isatty>
 8006640:	1c43      	adds	r3, r0, #1
 8006642:	d102      	bne.n	800664a <_isatty_r+0x1a>
 8006644:	682b      	ldr	r3, [r5, #0]
 8006646:	b103      	cbz	r3, 800664a <_isatty_r+0x1a>
 8006648:	6023      	str	r3, [r4, #0]
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	20000388 	.word	0x20000388

08006650 <_init>:
 8006650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006652:	bf00      	nop
 8006654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006656:	bc08      	pop	{r3}
 8006658:	469e      	mov	lr, r3
 800665a:	4770      	bx	lr

0800665c <_fini>:
 800665c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665e:	bf00      	nop
 8006660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006662:	bc08      	pop	{r3}
 8006664:	469e      	mov	lr, r3
 8006666:	4770      	bx	lr
