#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Wed Sep 12 16:46:49 2018
# Process ID: 2861
# Current directory: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/tests
# Command line: vivado
# Log file: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/tests/vivado.log
# Journal file: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/tests/vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only /home/xinheng/Desktop/dma_pcie_vc709/dma_pcie_vc709.xpr
INFO: [Project 1-313] Project file moved from '/home/xiaofan3/FPGA_Experiment/dma_pcie_vc709' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/xinheng/Desktop/LRCN18_maxDSP_small_diffQ', nor could it be found using path '/home/xiaofan3/FPGA_Experiment/LRCN18_maxDSP_small_diffQ'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/xinheng/Desktop/LRCN18_maxDSP_small_diffQ'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_cc_3
design_1_auto_us_0
design_1_mig_7series_0_0
design_1_axi_gpio_0_2
design_1_xdma_0_1
design_1_auto_pc_1
design_1_util_ds_buf_0_1
design_1_xbar_1
design_1_axi_gpio_1_0
design_1_proc_sys_reset_0_1
design_1_clk_wiz_0_0
design_1_LRCN_top_0_1
design_1_rst_mig_7series_0_200M_0
design_1_axi_mem_intercon_0
design_1_auto_cc_0
design_1_auto_cc_1
design_1_auto_ds_0
design_1_auto_pc_0
design_1_auto_ds_1
design_1_auto_cc_2

WARNING: [Project 1-229] Project 'dma_pcie_vc709.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 6205.727 ; gain = 248.070 ; free physical = 21612 ; free virtual = 47266
open_bd_design {/home/xinheng/Desktop/dma_pcie_vc709/dma_pcie_vc709.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xdma:2.0 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:module_ref:HLS_IP_CONTROLLER:1.0 - HLS_IP_CONTROLLER_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:hls:LRCN_top:1.0 - LRCN_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HLS_IP_CONTROLLER_0/ap_clk_sig(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/xinheng/Desktop/dma_pcie_vc709/dma_pcie_vc709.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6270.090 ; gain = 10.758 ; free physical = 21559 ; free virtual = 47243
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 12 16:49:56 2018...
