
backbeams.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c10  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003cd0  08003cd0  00013cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d00  08003d00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003d00  08003d00  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d00  08003d00  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d00  08003d00  00013d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d04  08003d04  00013d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  2000000c  08003d14  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  08003d14  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009700  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001778  00000000  00000000  00029734  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a98  00000000  00000000  0002aeb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009d0  00000000  00000000  0002b948  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000146c4  00000000  00000000  0002c318  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007bb2  00000000  00000000  000409dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072a70  00000000  00000000  0004858e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000baffe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d4  00000000  00000000  000bb07c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003cb8 	.word	0x08003cb8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003cb8 	.word	0x08003cb8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b093      	sub	sp, #76	; 0x4c
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fd31 	bl	8000c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f919 	bl	8000460 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(500);
 800022e:	23fa      	movs	r3, #250	; 0xfa
 8000230:	005b      	lsls	r3, r3, #1
 8000232:	0018      	movs	r0, r3
 8000234:	f000 fd8e 	bl	8000d54 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000238:	f000 faac 	bl	8000794 <MX_GPIO_Init>
  MX_DMA_Init();
 800023c:	f000 fa8c 	bl	8000758 <MX_DMA_Init>
  MX_CAN_Init();
 8000240:	f000 f94a 	bl	80004d8 <MX_CAN_Init>
  MX_TIM3_Init();
 8000244:	f000 fa0a 	bl	800065c <MX_TIM3_Init>
  MX_TIM2_Init();
 8000248:	f000 f9b0 	bl	80005ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  CAN_TxHeaderTypeDef txHead;
  txHead.DLC = 8;
 800024c:	2118      	movs	r1, #24
 800024e:	187b      	adds	r3, r7, r1
 8000250:	2208      	movs	r2, #8
 8000252:	611a      	str	r2, [r3, #16]
  txHead.ExtId = 0x10339200;
 8000254:	187b      	adds	r3, r7, r1
 8000256:	4a79      	ldr	r2, [pc, #484]	; (800043c <main+0x21c>)
 8000258:	605a      	str	r2, [r3, #4]
  txHead.IDE = CAN_ID_EXT;
 800025a:	187b      	adds	r3, r7, r1
 800025c:	2204      	movs	r2, #4
 800025e:	609a      	str	r2, [r3, #8]
  txHead.RTR = CAN_RTR_DATA;
 8000260:	187b      	adds	r3, r7, r1
 8000262:	2200      	movs	r2, #0
 8000264:	60da      	str	r2, [r3, #12]

  uint8_t txData[16];
  txData[0] = 0xFE;
 8000266:	2508      	movs	r5, #8
 8000268:	197b      	adds	r3, r7, r5
 800026a:	22fe      	movs	r2, #254	; 0xfe
 800026c:	701a      	strb	r2, [r3, #0]
  txData[1] = 0x00;
 800026e:	197b      	adds	r3, r7, r5
 8000270:	2200      	movs	r2, #0
 8000272:	705a      	strb	r2, [r3, #1]
  txData[2] = 0x00;
 8000274:	197b      	adds	r3, r7, r5
 8000276:	2200      	movs	r2, #0
 8000278:	709a      	strb	r2, [r3, #2]
  txData[3] = 0x00;
 800027a:	197b      	adds	r3, r7, r5
 800027c:	2200      	movs	r2, #0
 800027e:	70da      	strb	r2, [r3, #3]
  txData[4] = 0x00;
 8000280:	197b      	adds	r3, r7, r5
 8000282:	2200      	movs	r2, #0
 8000284:	711a      	strb	r2, [r3, #4]
  txData[5] = 0x00;
 8000286:	197b      	adds	r3, r7, r5
 8000288:	2200      	movs	r2, #0
 800028a:	715a      	strb	r2, [r3, #5]
  txData[6] = 0x37;
 800028c:	197b      	adds	r3, r7, r5
 800028e:	2237      	movs	r2, #55	; 0x37
 8000290:	719a      	strb	r2, [r3, #6]
  txData[7] = 0x13;
 8000292:	197b      	adds	r3, r7, r5
 8000294:	2213      	movs	r2, #19
 8000296:	71da      	strb	r2, [r3, #7]
  txData[8] = 0xFE;
 8000298:	197b      	adds	r3, r7, r5
 800029a:	22fe      	movs	r2, #254	; 0xfe
 800029c:	721a      	strb	r2, [r3, #8]
  txData[9] = 0x00;
 800029e:	197b      	adds	r3, r7, r5
 80002a0:	2200      	movs	r2, #0
 80002a2:	725a      	strb	r2, [r3, #9]
  txData[10] = 0x00;
 80002a4:	197b      	adds	r3, r7, r5
 80002a6:	2200      	movs	r2, #0
 80002a8:	729a      	strb	r2, [r3, #10]
  txData[11] = 0x00;
 80002aa:	197b      	adds	r3, r7, r5
 80002ac:	2200      	movs	r2, #0
 80002ae:	72da      	strb	r2, [r3, #11]
  txData[12] = 0x00;
 80002b0:	197b      	adds	r3, r7, r5
 80002b2:	2200      	movs	r2, #0
 80002b4:	731a      	strb	r2, [r3, #12]
  txData[13] = 0x01;
 80002b6:	197b      	adds	r3, r7, r5
 80002b8:	2201      	movs	r2, #1
 80002ba:	735a      	strb	r2, [r3, #13]
  txData[14] = 0x37;
 80002bc:	197b      	adds	r3, r7, r5
 80002be:	2237      	movs	r2, #55	; 0x37
 80002c0:	739a      	strb	r2, [r3, #14]
  txData[15] = 0x13;
 80002c2:	197b      	adds	r3, r7, r5
 80002c4:	2213      	movs	r2, #19
 80002c6:	73da      	strb	r2, [r3, #15]

  uint32_t txMb;

  HAL_CAN_AddTxMessage(&hcan, &txHead, &txData[0], &txMb);
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	197a      	adds	r2, r7, r5
 80002cc:	000e      	movs	r6, r1
 80002ce:	1879      	adds	r1, r7, r1
 80002d0:	485b      	ldr	r0, [pc, #364]	; (8000440 <main+0x220>)
 80002d2:	f000 ff97 	bl	8001204 <HAL_CAN_AddTxMessage>
  HAL_CAN_AddTxMessage(&hcan, &txHead, &txData[8], &txMb);
 80002d6:	1d3c      	adds	r4, r7, #4
 80002d8:	197b      	adds	r3, r7, r5
 80002da:	3308      	adds	r3, #8
 80002dc:	001a      	movs	r2, r3
 80002de:	0031      	movs	r1, r6
 80002e0:	1879      	adds	r1, r7, r1
 80002e2:	4857      	ldr	r0, [pc, #348]	; (8000440 <main+0x220>)
 80002e4:	0023      	movs	r3, r4
 80002e6:	f000 ff8d 	bl	8001204 <HAL_CAN_AddTxMessage>

  uint8_t tempBrightness = 0;
 80002ea:	2347      	movs	r3, #71	; 0x47
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	2200      	movs	r2, #0
 80002f0:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    tempBrightness = brightness;
 80002f2:	2347      	movs	r3, #71	; 0x47
 80002f4:	18fb      	adds	r3, r7, r3
 80002f6:	4a53      	ldr	r2, [pc, #332]	; (8000444 <main+0x224>)
 80002f8:	7812      	ldrb	r2, [r2, #0]
 80002fa:	701a      	strb	r2, [r3, #0]
#ifdef FRONT
    if (blink && !nowBlink) {
 80002fc:	4b52      	ldr	r3, [pc, #328]	; (8000448 <main+0x228>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d007      	beq.n	8000314 <main+0xf4>
 8000304:	4b51      	ldr	r3, [pc, #324]	; (800044c <main+0x22c>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d103      	bne.n	8000314 <main+0xf4>
#else
    if (blink && !nowBlink && tempBrightness != 255) {
#endif
      tempBrightness = 0;
 800030c:	2347      	movs	r3, #71	; 0x47
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]
    }
    while (dmaRunning)
 8000314:	46c0      	nop			; (mov r8, r8)
 8000316:	4b4e      	ldr	r3, [pc, #312]	; (8000450 <main+0x230>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d1fb      	bne.n	8000316 <main+0xf6>
      ;

    uint16_t cnt = 48;
 800031e:	2344      	movs	r3, #68	; 0x44
 8000320:	18fb      	adds	r3, r7, r3
 8000322:	2230      	movs	r2, #48	; 0x30
 8000324:	801a      	strh	r2, [r3, #0]

    if (lightsOn) {
 8000326:	4b4b      	ldr	r3, [pc, #300]	; (8000454 <main+0x234>)
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d100      	bne.n	8000330 <main+0x110>
 800032e:	e066      	b.n	80003fe <main+0x1de>
      for (int i = 0; i < LEDs; i++) {
 8000330:	2300      	movs	r3, #0
 8000332:	643b      	str	r3, [r7, #64]	; 0x40
 8000334:	e05f      	b.n	80003f6 <main+0x1d6>
        // 8bit green
        for (int g = 0; g < 8; g++) {
 8000336:	2300      	movs	r3, #0
 8000338:	63fb      	str	r3, [r7, #60]	; 0x3c
 800033a:	e018      	b.n	800036e <main+0x14e>
#ifdef FRONT
          ledData[cnt++] = (tempBrightness & (0b10000000 >> g)) ? WS2812_ON : WS2812_OFF;
 800033c:	2347      	movs	r3, #71	; 0x47
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2180      	movs	r1, #128	; 0x80
 8000344:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000346:	4111      	asrs	r1, r2
 8000348:	000a      	movs	r2, r1
 800034a:	4013      	ands	r3, r2
 800034c:	d001      	beq.n	8000352 <main+0x132>
 800034e:	2126      	movs	r1, #38	; 0x26
 8000350:	e000      	b.n	8000354 <main+0x134>
 8000352:	2113      	movs	r1, #19
 8000354:	2244      	movs	r2, #68	; 0x44
 8000356:	18bb      	adds	r3, r7, r2
 8000358:	881b      	ldrh	r3, [r3, #0]
 800035a:	18ba      	adds	r2, r7, r2
 800035c:	1c58      	adds	r0, r3, #1
 800035e:	8010      	strh	r0, [r2, #0]
 8000360:	001a      	movs	r2, r3
 8000362:	4b3d      	ldr	r3, [pc, #244]	; (8000458 <main+0x238>)
 8000364:	0052      	lsls	r2, r2, #1
 8000366:	52d1      	strh	r1, [r2, r3]
        for (int g = 0; g < 8; g++) {
 8000368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800036a:	3301      	adds	r3, #1
 800036c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800036e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000370:	2b07      	cmp	r3, #7
 8000372:	dde3      	ble.n	800033c <main+0x11c>
          ledData[cnt++] = WS2812_OFF;
#endif
        }

        // 8bit red
        for (int r = 0; r < 8; r++) {
 8000374:	2300      	movs	r3, #0
 8000376:	63bb      	str	r3, [r7, #56]	; 0x38
 8000378:	e018      	b.n	80003ac <main+0x18c>
          ledData[cnt++] = (tempBrightness & (0b10000000 >> r)) ? WS2812_ON : WS2812_OFF;
 800037a:	2347      	movs	r3, #71	; 0x47
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	2180      	movs	r1, #128	; 0x80
 8000382:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000384:	4111      	asrs	r1, r2
 8000386:	000a      	movs	r2, r1
 8000388:	4013      	ands	r3, r2
 800038a:	d001      	beq.n	8000390 <main+0x170>
 800038c:	2126      	movs	r1, #38	; 0x26
 800038e:	e000      	b.n	8000392 <main+0x172>
 8000390:	2113      	movs	r1, #19
 8000392:	2244      	movs	r2, #68	; 0x44
 8000394:	18bb      	adds	r3, r7, r2
 8000396:	881b      	ldrh	r3, [r3, #0]
 8000398:	18ba      	adds	r2, r7, r2
 800039a:	1c58      	adds	r0, r3, #1
 800039c:	8010      	strh	r0, [r2, #0]
 800039e:	001a      	movs	r2, r3
 80003a0:	4b2d      	ldr	r3, [pc, #180]	; (8000458 <main+0x238>)
 80003a2:	0052      	lsls	r2, r2, #1
 80003a4:	52d1      	strh	r1, [r2, r3]
        for (int r = 0; r < 8; r++) {
 80003a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003a8:	3301      	adds	r3, #1
 80003aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80003ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003ae:	2b07      	cmp	r3, #7
 80003b0:	dde3      	ble.n	800037a <main+0x15a>
        }

        // 8bit blue
        for (int b = 0; b < 8; b++) {
 80003b2:	2300      	movs	r3, #0
 80003b4:	637b      	str	r3, [r7, #52]	; 0x34
 80003b6:	e018      	b.n	80003ea <main+0x1ca>
#ifdef FRONT
          ledData[cnt++] = (tempBrightness & (0b10000000 >> b)) ? WS2812_ON : WS2812_OFF;
 80003b8:	2347      	movs	r3, #71	; 0x47
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2180      	movs	r1, #128	; 0x80
 80003c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80003c2:	4111      	asrs	r1, r2
 80003c4:	000a      	movs	r2, r1
 80003c6:	4013      	ands	r3, r2
 80003c8:	d001      	beq.n	80003ce <main+0x1ae>
 80003ca:	2126      	movs	r1, #38	; 0x26
 80003cc:	e000      	b.n	80003d0 <main+0x1b0>
 80003ce:	2113      	movs	r1, #19
 80003d0:	2244      	movs	r2, #68	; 0x44
 80003d2:	18bb      	adds	r3, r7, r2
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	18ba      	adds	r2, r7, r2
 80003d8:	1c58      	adds	r0, r3, #1
 80003da:	8010      	strh	r0, [r2, #0]
 80003dc:	001a      	movs	r2, r3
 80003de:	4b1e      	ldr	r3, [pc, #120]	; (8000458 <main+0x238>)
 80003e0:	0052      	lsls	r2, r2, #1
 80003e2:	52d1      	strh	r1, [r2, r3]
        for (int b = 0; b < 8; b++) {
 80003e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003e6:	3301      	adds	r3, #1
 80003e8:	637b      	str	r3, [r7, #52]	; 0x34
 80003ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003ec:	2b07      	cmp	r3, #7
 80003ee:	dde3      	ble.n	80003b8 <main+0x198>
      for (int i = 0; i < LEDs; i++) {
 80003f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80003f2:	3301      	adds	r3, #1
 80003f4:	643b      	str	r3, [r7, #64]	; 0x40
 80003f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80003f8:	2b05      	cmp	r3, #5
 80003fa:	dd9c      	ble.n	8000336 <main+0x116>
 80003fc:	e013      	b.n	8000426 <main+0x206>
#endif
        }

      }
    } else {
      for (int i = 0; i < LEDs * 24; i++) {
 80003fe:	2300      	movs	r3, #0
 8000400:	633b      	str	r3, [r7, #48]	; 0x30
 8000402:	e00d      	b.n	8000420 <main+0x200>
        ledData[cnt++] = WS2812_OFF;
 8000404:	2244      	movs	r2, #68	; 0x44
 8000406:	18bb      	adds	r3, r7, r2
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	18ba      	adds	r2, r7, r2
 800040c:	1c59      	adds	r1, r3, #1
 800040e:	8011      	strh	r1, [r2, #0]
 8000410:	001a      	movs	r2, r3
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <main+0x238>)
 8000414:	0052      	lsls	r2, r2, #1
 8000416:	2113      	movs	r1, #19
 8000418:	52d1      	strh	r1, [r2, r3]
      for (int i = 0; i < LEDs * 24; i++) {
 800041a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800041c:	3301      	adds	r3, #1
 800041e:	633b      	str	r3, [r7, #48]	; 0x30
 8000420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000422:	2b8f      	cmp	r3, #143	; 0x8f
 8000424:	ddee      	ble.n	8000404 <main+0x1e4>
      }
    }


    dmaRunning = 1;
 8000426:	4b0a      	ldr	r3, [pc, #40]	; (8000450 <main+0x230>)
 8000428:	2201      	movs	r2, #1
 800042a:	701a      	strb	r2, [r3, #0]

    HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)&ledData[0], (LEDs + 4) * 24);
 800042c:	4a0a      	ldr	r2, [pc, #40]	; (8000458 <main+0x238>)
 800042e:	480b      	ldr	r0, [pc, #44]	; (800045c <main+0x23c>)
 8000430:	23f0      	movs	r3, #240	; 0xf0
 8000432:	2100      	movs	r1, #0
 8000434:	f002 fc52 	bl	8002cdc <HAL_TIM_PWM_Start_DMA>
  while (1) {
 8000438:	e75b      	b.n	80002f2 <main+0xd2>
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	10339200 	.word	0x10339200
 8000440:	20000030 	.word	0x20000030
 8000444:	20000028 	.word	0x20000028
 8000448:	2000002a 	.word	0x2000002a
 800044c:	2000002b 	.word	0x2000002b
 8000450:	2000002c 	.word	0x2000002c
 8000454:	20000029 	.word	0x20000029
 8000458:	200000dc 	.word	0x200000dc
 800045c:	20000058 	.word	0x20000058

08000460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000460:	b590      	push	{r4, r7, lr}
 8000462:	b093      	sub	sp, #76	; 0x4c
 8000464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000466:	2414      	movs	r4, #20
 8000468:	193b      	adds	r3, r7, r4
 800046a:	0018      	movs	r0, r3
 800046c:	2334      	movs	r3, #52	; 0x34
 800046e:	001a      	movs	r2, r3
 8000470:	2100      	movs	r1, #0
 8000472:	f003 fc19 	bl	8003ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000476:	1d3b      	adds	r3, r7, #4
 8000478:	0018      	movs	r0, r3
 800047a:	2310      	movs	r3, #16
 800047c:	001a      	movs	r2, r3
 800047e:	2100      	movs	r1, #0
 8000480:	f003 fc12 	bl	8003ca8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000484:	193b      	adds	r3, r7, r4
 8000486:	2220      	movs	r2, #32
 8000488:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800048a:	193b      	adds	r3, r7, r4
 800048c:	2201      	movs	r2, #1
 800048e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2200      	movs	r2, #0
 8000494:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000496:	193b      	adds	r3, r7, r4
 8000498:	0018      	movs	r0, r3
 800049a:	f001 febf 	bl	800221c <HAL_RCC_OscConfig>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80004a2:	f000 fa13 	bl	80008cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2207      	movs	r2, #7
 80004aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2203      	movs	r2, #3
 80004b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	2200      	movs	r2, #0
 80004bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	2101      	movs	r1, #1
 80004c2:	0018      	movs	r0, r3
 80004c4:	f002 fa30 	bl	8002928 <HAL_RCC_ClockConfig>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d001      	beq.n	80004d0 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80004cc:	f000 f9fe 	bl	80008cc <Error_Handler>
  }
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b013      	add	sp, #76	; 0x4c
 80004d6:	bd90      	pop	{r4, r7, pc}

080004d8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	; 0x28
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80004de:	4b2f      	ldr	r3, [pc, #188]	; (800059c <MX_CAN_Init+0xc4>)
 80004e0:	4a2f      	ldr	r2, [pc, #188]	; (80005a0 <MX_CAN_Init+0xc8>)
 80004e2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80004e4:	4b2d      	ldr	r3, [pc, #180]	; (800059c <MX_CAN_Init+0xc4>)
 80004e6:	2210      	movs	r2, #16
 80004e8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80004ea:	4b2c      	ldr	r3, [pc, #176]	; (800059c <MX_CAN_Init+0xc4>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004f0:	4b2a      	ldr	r3, [pc, #168]	; (800059c <MX_CAN_Init+0xc4>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 80004f6:	4b29      	ldr	r3, [pc, #164]	; (800059c <MX_CAN_Init+0xc4>)
 80004f8:	22e0      	movs	r2, #224	; 0xe0
 80004fa:	02d2      	lsls	r2, r2, #11
 80004fc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80004fe:	4b27      	ldr	r3, [pc, #156]	; (800059c <MX_CAN_Init+0xc4>)
 8000500:	2280      	movs	r2, #128	; 0x80
 8000502:	0392      	lsls	r2, r2, #14
 8000504:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000506:	4b25      	ldr	r3, [pc, #148]	; (800059c <MX_CAN_Init+0xc4>)
 8000508:	2200      	movs	r2, #0
 800050a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800050c:	4b23      	ldr	r3, [pc, #140]	; (800059c <MX_CAN_Init+0xc4>)
 800050e:	2200      	movs	r2, #0
 8000510:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000512:	4b22      	ldr	r3, [pc, #136]	; (800059c <MX_CAN_Init+0xc4>)
 8000514:	2200      	movs	r2, #0
 8000516:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000518:	4b20      	ldr	r3, [pc, #128]	; (800059c <MX_CAN_Init+0xc4>)
 800051a:	2200      	movs	r2, #0
 800051c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800051e:	4b1f      	ldr	r3, [pc, #124]	; (800059c <MX_CAN_Init+0xc4>)
 8000520:	2200      	movs	r2, #0
 8000522:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000524:	4b1d      	ldr	r3, [pc, #116]	; (800059c <MX_CAN_Init+0xc4>)
 8000526:	2200      	movs	r2, #0
 8000528:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800052a:	4b1c      	ldr	r3, [pc, #112]	; (800059c <MX_CAN_Init+0xc4>)
 800052c:	0018      	movs	r0, r3
 800052e:	f000 fc33 	bl	8000d98 <HAL_CAN_Init>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000536:	f000 f9c9 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef cFilter;

  cFilter.FilterActivation = CAN_FILTER_ENABLE;
 800053a:	003b      	movs	r3, r7
 800053c:	2201      	movs	r2, #1
 800053e:	621a      	str	r2, [r3, #32]
  cFilter.FilterBank = 0;
 8000540:	003b      	movs	r3, r7
 8000542:	2200      	movs	r2, #0
 8000544:	615a      	str	r2, [r3, #20]
  cFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000546:	003b      	movs	r3, r7
 8000548:	2200      	movs	r2, #0
 800054a:	611a      	str	r2, [r3, #16]
  cFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 800054c:	003b      	movs	r3, r7
 800054e:	2200      	movs	r2, #0
 8000550:	619a      	str	r2, [r3, #24]
  cFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000552:	003b      	movs	r3, r7
 8000554:	2201      	movs	r2, #1
 8000556:	61da      	str	r2, [r3, #28]
  cFilter.FilterIdHigh = 0x1039;
 8000558:	003b      	movs	r3, r7
 800055a:	4a12      	ldr	r2, [pc, #72]	; (80005a4 <MX_CAN_Init+0xcc>)
 800055c:	601a      	str	r2, [r3, #0]
  cFilter.FilterIdLow = 0x3200;
 800055e:	003b      	movs	r3, r7
 8000560:	22c8      	movs	r2, #200	; 0xc8
 8000562:	0192      	lsls	r2, r2, #6
 8000564:	605a      	str	r2, [r3, #4]
  cFilter.FilterMaskIdHigh = 0x0000;
 8000566:	003b      	movs	r3, r7
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
  cFilter.FilterMaskIdLow = 0x0000;
 800056c:	003b      	movs	r3, r7
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]

  HAL_CAN_ConfigFilter(&hcan, &cFilter);
 8000572:	003a      	movs	r2, r7
 8000574:	4b09      	ldr	r3, [pc, #36]	; (800059c <MX_CAN_Init+0xc4>)
 8000576:	0011      	movs	r1, r2
 8000578:	0018      	movs	r0, r3
 800057a:	f000 fd0b 	bl	8000f94 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 800057e:	4b07      	ldr	r3, [pc, #28]	; (800059c <MX_CAN_Init+0xc4>)
 8000580:	0018      	movs	r0, r3
 8000582:	f000 fdf9 	bl	8001178 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR);
 8000586:	4a08      	ldr	r2, [pc, #32]	; (80005a8 <MX_CAN_Init+0xd0>)
 8000588:	4b04      	ldr	r3, [pc, #16]	; (800059c <MX_CAN_Init+0xc4>)
 800058a:	0011      	movs	r1, r2
 800058c:	0018      	movs	r0, r3
 800058e:	f001 f834 	bl	80015fa <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b00a      	add	sp, #40	; 0x28
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	20000030 	.word	0x20000030
 80005a0:	40006400 	.word	0x40006400
 80005a4:	00001039 	.word	0x00001039
 80005a8:	00008002 	.word	0x00008002

080005ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005b2:	2308      	movs	r3, #8
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	0018      	movs	r0, r3
 80005b8:	2310      	movs	r3, #16
 80005ba:	001a      	movs	r2, r3
 80005bc:	2100      	movs	r1, #0
 80005be:	f003 fb73 	bl	8003ca8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c2:	003b      	movs	r3, r7
 80005c4:	0018      	movs	r0, r3
 80005c6:	2308      	movs	r3, #8
 80005c8:	001a      	movs	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	f003 fb6c 	bl	8003ca8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d0:	4b21      	ldr	r3, [pc, #132]	; (8000658 <MX_TIM2_Init+0xac>)
 80005d2:	2280      	movs	r2, #128	; 0x80
 80005d4:	05d2      	lsls	r2, r2, #23
 80005d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4800;
 80005d8:	4b1f      	ldr	r3, [pc, #124]	; (8000658 <MX_TIM2_Init+0xac>)
 80005da:	2296      	movs	r2, #150	; 0x96
 80005dc:	0152      	lsls	r2, r2, #5
 80005de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e0:	4b1d      	ldr	r3, [pc, #116]	; (8000658 <MX_TIM2_Init+0xac>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80005e6:	4b1c      	ldr	r3, [pc, #112]	; (8000658 <MX_TIM2_Init+0xac>)
 80005e8:	22fa      	movs	r2, #250	; 0xfa
 80005ea:	0092      	lsls	r2, r2, #2
 80005ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ee:	4b1a      	ldr	r3, [pc, #104]	; (8000658 <MX_TIM2_Init+0xac>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f4:	4b18      	ldr	r3, [pc, #96]	; (8000658 <MX_TIM2_Init+0xac>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005fa:	4b17      	ldr	r3, [pc, #92]	; (8000658 <MX_TIM2_Init+0xac>)
 80005fc:	0018      	movs	r0, r3
 80005fe:	f002 faeb 	bl	8002bd8 <HAL_TIM_Base_Init>
 8000602:	1e03      	subs	r3, r0, #0
 8000604:	d001      	beq.n	800060a <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000606:	f000 f961 	bl	80008cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800060a:	2108      	movs	r1, #8
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	0152      	lsls	r2, r2, #5
 8000612:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000614:	187a      	adds	r2, r7, r1
 8000616:	4b10      	ldr	r3, [pc, #64]	; (8000658 <MX_TIM2_Init+0xac>)
 8000618:	0011      	movs	r1, r2
 800061a:	0018      	movs	r0, r3
 800061c:	f002 fe38 	bl	8003290 <HAL_TIM_ConfigClockSource>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000624:	f000 f952 	bl	80008cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000628:	003b      	movs	r3, r7
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800062e:	003b      	movs	r3, r7
 8000630:	2200      	movs	r2, #0
 8000632:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000634:	003a      	movs	r2, r7
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <MX_TIM2_Init+0xac>)
 8000638:	0011      	movs	r1, r2
 800063a:	0018      	movs	r0, r3
 800063c:	f003 faa8 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000644:	f000 f942 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000648:	4b03      	ldr	r3, [pc, #12]	; (8000658 <MX_TIM2_Init+0xac>)
 800064a:	0018      	movs	r0, r3
 800064c:	f002 faf0 	bl	8002c30 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	b006      	add	sp, #24
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200003d8 	.word	0x200003d8

0800065c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08e      	sub	sp, #56	; 0x38
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000662:	2328      	movs	r3, #40	; 0x28
 8000664:	18fb      	adds	r3, r7, r3
 8000666:	0018      	movs	r0, r3
 8000668:	2310      	movs	r3, #16
 800066a:	001a      	movs	r2, r3
 800066c:	2100      	movs	r1, #0
 800066e:	f003 fb1b 	bl	8003ca8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000672:	2320      	movs	r3, #32
 8000674:	18fb      	adds	r3, r7, r3
 8000676:	0018      	movs	r0, r3
 8000678:	2308      	movs	r3, #8
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f003 fb13 	bl	8003ca8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	231c      	movs	r3, #28
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f003 fb0c 	bl	8003ca8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000690:	4b2f      	ldr	r3, [pc, #188]	; (8000750 <MX_TIM3_Init+0xf4>)
 8000692:	4a30      	ldr	r2, [pc, #192]	; (8000754 <MX_TIM3_Init+0xf8>)
 8000694:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000696:	4b2e      	ldr	r3, [pc, #184]	; (8000750 <MX_TIM3_Init+0xf4>)
 8000698:	2200      	movs	r2, #0
 800069a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800069c:	4b2c      	ldr	r3, [pc, #176]	; (8000750 <MX_TIM3_Init+0xf4>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59;
 80006a2:	4b2b      	ldr	r3, [pc, #172]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006a4:	223b      	movs	r2, #59	; 0x3b
 80006a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006a8:	4b29      	ldr	r3, [pc, #164]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ae:	4b28      	ldr	r3, [pc, #160]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80006b4:	4b26      	ldr	r3, [pc, #152]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006b6:	0018      	movs	r0, r3
 80006b8:	f002 fa8e 	bl	8002bd8 <HAL_TIM_Base_Init>
 80006bc:	1e03      	subs	r3, r0, #0
 80006be:	d001      	beq.n	80006c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80006c0:	f000 f904 	bl	80008cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006c4:	2128      	movs	r1, #40	; 0x28
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2280      	movs	r2, #128	; 0x80
 80006ca:	0152      	lsls	r2, r2, #5
 80006cc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006ce:	187a      	adds	r2, r7, r1
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006d2:	0011      	movs	r1, r2
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 fddb 	bl	8003290 <HAL_TIM_ConfigClockSource>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80006de:	f000 f8f5 	bl	80008cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006e2:	4b1b      	ldr	r3, [pc, #108]	; (8000750 <MX_TIM3_Init+0xf4>)
 80006e4:	0018      	movs	r0, r3
 80006e6:	f002 fac5 	bl	8002c74 <HAL_TIM_PWM_Init>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80006ee:	f000 f8ed 	bl	80008cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f2:	2120      	movs	r1, #32
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000700:	187a      	adds	r2, r7, r1
 8000702:	4b13      	ldr	r3, [pc, #76]	; (8000750 <MX_TIM3_Init+0xf4>)
 8000704:	0011      	movs	r1, r2
 8000706:	0018      	movs	r0, r3
 8000708:	f003 fa42 	bl	8003b90 <HAL_TIMEx_MasterConfigSynchronization>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000710:	f000 f8dc 	bl	80008cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2260      	movs	r2, #96	; 0x60
 8000718:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2200      	movs	r2, #0
 800071e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800072c:	1d39      	adds	r1, r7, #4
 800072e:	4b08      	ldr	r3, [pc, #32]	; (8000750 <MX_TIM3_Init+0xf4>)
 8000730:	2200      	movs	r2, #0
 8000732:	0018      	movs	r0, r3
 8000734:	f002 fcf4 	bl	8003120 <HAL_TIM_PWM_ConfigChannel>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 800073c:	f000 f8c6 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <MX_TIM3_Init+0xf4>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 f9de 	bl	8000b04 <HAL_TIM_MspPostInit>

}
 8000748:	46c0      	nop			; (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	b00e      	add	sp, #56	; 0x38
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000058 	.word	0x20000058
 8000754:	40000400 	.word	0x40000400

08000758 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_DMA_Init+0x38>)
 8000760:	695a      	ldr	r2, [r3, #20]
 8000762:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <MX_DMA_Init+0x38>)
 8000764:	2101      	movs	r1, #1
 8000766:	430a      	orrs	r2, r1
 8000768:	615a      	str	r2, [r3, #20]
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_DMA_Init+0x38>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	2201      	movs	r2, #1
 8000770:	4013      	ands	r3, r2
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000776:	2200      	movs	r2, #0
 8000778:	2100      	movs	r1, #0
 800077a:	200b      	movs	r0, #11
 800077c:	f001 fa1c 	bl	8001bb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000780:	200b      	movs	r0, #11
 8000782:	f001 fa2e 	bl	8001be2 <HAL_NVIC_EnableIRQ>

}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b002      	add	sp, #8
 800078c:	bd80      	pop	{r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	40021000 	.word	0x40021000

08000794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	4b10      	ldr	r3, [pc, #64]	; (80007dc <MX_GPIO_Init+0x48>)
 800079c:	695a      	ldr	r2, [r3, #20]
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_GPIO_Init+0x48>)
 80007a0:	2180      	movs	r1, #128	; 0x80
 80007a2:	02c9      	lsls	r1, r1, #11
 80007a4:	430a      	orrs	r2, r1
 80007a6:	615a      	str	r2, [r3, #20]
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_GPIO_Init+0x48>)
 80007aa:	695a      	ldr	r2, [r3, #20]
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	02db      	lsls	r3, r3, #11
 80007b0:	4013      	ands	r3, r2
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_GPIO_Init+0x48>)
 80007b8:	695a      	ldr	r2, [r3, #20]
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_GPIO_Init+0x48>)
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0289      	lsls	r1, r1, #10
 80007c0:	430a      	orrs	r2, r1
 80007c2:	615a      	str	r2, [r3, #20]
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_GPIO_Init+0x48>)
 80007c6:	695a      	ldr	r2, [r3, #20]
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	029b      	lsls	r3, r3, #10
 80007cc:	4013      	ands	r3, r2
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	683b      	ldr	r3, [r7, #0]

}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b002      	add	sp, #8
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	40021000 	.word	0x40021000

080007e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &header, &data[0]);
 80007e8:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80007ea:	4a1c      	ldr	r2, [pc, #112]	; (800085c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80007ec:	6878      	ldr	r0, [r7, #4]
 80007ee:	2100      	movs	r1, #0
 80007f0:	f000 fde7 	bl	80013c2 <HAL_CAN_GetRxMessage>
#ifdef FRONT
  if (header.DLC == 8 && data[1] == BEAMS_CMD && data[0] == BEAMS_FRONT) {
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80007f6:	691b      	ldr	r3, [r3, #16]
 80007f8:	2b08      	cmp	r3, #8
 80007fa:	d128      	bne.n	800084e <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
 80007fc:	4b16      	ldr	r3, [pc, #88]	; (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80007fe:	785b      	ldrb	r3, [r3, #1]
 8000800:	2b04      	cmp	r3, #4
 8000802:	d124      	bne.n	800084e <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d120      	bne.n	800084e <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
#else
  if (header.DLC == 8 && data[1] == BEAMS_CMD && data[0] == BEAMS_BACK) {
#endif
    switch (data[2]) {
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800080e:	789b      	ldrb	r3, [r3, #2]
 8000810:	2b23      	cmp	r3, #35	; 0x23
 8000812:	d010      	beq.n	8000836 <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
 8000814:	dc02      	bgt.n	800081c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
 8000816:	2b22      	cmp	r3, #34	; 0x22
 8000818:	d005      	beq.n	8000826 <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
        break;
      case BEAMS_SOLID:
        blink = 0;
        break;
      default:
        break;
 800081a:	e019      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
    switch (data[2]) {
 800081c:	2b42      	cmp	r3, #66	; 0x42
 800081e:	d012      	beq.n	8000846 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
 8000820:	2b62      	cmp	r3, #98	; 0x62
 8000822:	d00c      	beq.n	800083e <HAL_CAN_RxFifo0MsgPendingCallback+0x5e>
        break;
 8000824:	e014      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
        lightsOn = 1;
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
        brightness = data[3];
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800082e:	78da      	ldrb	r2, [r3, #3]
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8000832:	701a      	strb	r2, [r3, #0]
        break;
 8000834:	e00c      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
        lightsOn = 0;
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
        break;
 800083c:	e008      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
        blink = 1;
 800083e:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
        break;
 8000844:	e004      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
        blink = 0;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
        break;
 800084c:	e000      	b.n	8000850 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
    }
  }
 800084e:	46c0      	nop			; (mov r8, r8)
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b002      	add	sp, #8
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200002bc 	.word	0x200002bc
 800085c:	200003bc 	.word	0x200003bc
 8000860:	20000029 	.word	0x20000029
 8000864:	20000028 	.word	0x20000028
 8000868:	2000002a 	.word	0x2000002a

0800086c <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  asm("NOP");
 8000874:	46c0      	nop			; (mov r8, r8)
}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	b002      	add	sp, #8
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]

  dmaRunning = 0;
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	b002      	add	sp, #8
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	2000002c 	.word	0x2000002c

0800089c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d106      	bne.n	80008ba <HAL_TIM_PeriodElapsedCallback+0x1e>
    nowBlink ^= 1;
 80008ac:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2201      	movs	r2, #1
 80008b2:	4053      	eors	r3, r2
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80008b8:	701a      	strb	r2, [r3, #0]
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	200003d8 	.word	0x200003d8
 80008c8:	2000002b 	.word	0x2000002b

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008de:	4b12      	ldr	r3, [pc, #72]	; (8000928 <HAL_MspInit+0x50>)
 80008e0:	699a      	ldr	r2, [r3, #24]
 80008e2:	4b11      	ldr	r3, [pc, #68]	; (8000928 <HAL_MspInit+0x50>)
 80008e4:	2101      	movs	r1, #1
 80008e6:	430a      	orrs	r2, r1
 80008e8:	619a      	str	r2, [r3, #24]
 80008ea:	4b0f      	ldr	r3, [pc, #60]	; (8000928 <HAL_MspInit+0x50>)
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	2201      	movs	r2, #1
 80008f0:	4013      	ands	r3, r2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f6:	4b0c      	ldr	r3, [pc, #48]	; (8000928 <HAL_MspInit+0x50>)
 80008f8:	69da      	ldr	r2, [r3, #28]
 80008fa:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <HAL_MspInit+0x50>)
 80008fc:	2180      	movs	r1, #128	; 0x80
 80008fe:	0549      	lsls	r1, r1, #21
 8000900:	430a      	orrs	r2, r1
 8000902:	61da      	str	r2, [r3, #28]
 8000904:	4b08      	ldr	r3, [pc, #32]	; (8000928 <HAL_MspInit+0x50>)
 8000906:	69da      	ldr	r2, [r3, #28]
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	055b      	lsls	r3, r3, #21
 800090c:	4013      	ands	r3, r2
 800090e:	603b      	str	r3, [r7, #0]
 8000910:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 8000912:	4b06      	ldr	r3, [pc, #24]	; (800092c <HAL_MspInit+0x54>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	4b05      	ldr	r3, [pc, #20]	; (800092c <HAL_MspInit+0x54>)
 8000918:	2110      	movs	r1, #16
 800091a:	430a      	orrs	r2, r1
 800091c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b002      	add	sp, #8
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	40021000 	.word	0x40021000
 800092c:	40010000 	.word	0x40010000

08000930 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b08b      	sub	sp, #44	; 0x2c
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	2314      	movs	r3, #20
 800093a:	18fb      	adds	r3, r7, r3
 800093c:	0018      	movs	r0, r3
 800093e:	2314      	movs	r3, #20
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f003 f9b0 	bl	8003ca8 <memset>
  if(hcan->Instance==CAN)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a34      	ldr	r2, [pc, #208]	; (8000a20 <HAL_CAN_MspInit+0xf0>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d161      	bne.n	8000a16 <HAL_CAN_MspInit+0xe6>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000952:	4b34      	ldr	r3, [pc, #208]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000954:	69da      	ldr	r2, [r3, #28]
 8000956:	4b33      	ldr	r3, [pc, #204]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000958:	2180      	movs	r1, #128	; 0x80
 800095a:	0489      	lsls	r1, r1, #18
 800095c:	430a      	orrs	r2, r1
 800095e:	61da      	str	r2, [r3, #28]
 8000960:	4b30      	ldr	r3, [pc, #192]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000962:	69da      	ldr	r2, [r3, #28]
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	049b      	lsls	r3, r3, #18
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
 800096c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800096e:	4b2d      	ldr	r3, [pc, #180]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000970:	695a      	ldr	r2, [r3, #20]
 8000972:	4b2c      	ldr	r3, [pc, #176]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000974:	2180      	movs	r1, #128	; 0x80
 8000976:	02c9      	lsls	r1, r1, #11
 8000978:	430a      	orrs	r2, r1
 800097a:	615a      	str	r2, [r3, #20]
 800097c:	4b29      	ldr	r3, [pc, #164]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 800097e:	695a      	ldr	r2, [r3, #20]
 8000980:	2380      	movs	r3, #128	; 0x80
 8000982:	02db      	lsls	r3, r3, #11
 8000984:	4013      	ands	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 800098c:	695a      	ldr	r2, [r3, #20]
 800098e:	4b25      	ldr	r3, [pc, #148]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 8000990:	2180      	movs	r1, #128	; 0x80
 8000992:	0289      	lsls	r1, r1, #10
 8000994:	430a      	orrs	r2, r1
 8000996:	615a      	str	r2, [r3, #20]
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <HAL_CAN_MspInit+0xf4>)
 800099a:	695a      	ldr	r2, [r3, #20]
 800099c:	2380      	movs	r3, #128	; 0x80
 800099e:	029b      	lsls	r3, r3, #10
 80009a0:	4013      	ands	r3, r2
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009a6:	2114      	movs	r1, #20
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2280      	movs	r2, #128	; 0x80
 80009ac:	0052      	lsls	r2, r2, #1
 80009ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	2202      	movs	r2, #2
 80009b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2203      	movs	r2, #3
 80009c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2204      	movs	r2, #4
 80009c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	000c      	movs	r4, r1
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	4a16      	ldr	r2, [pc, #88]	; (8000a28 <HAL_CAN_MspInit+0xf8>)
 80009ce:	0019      	movs	r1, r3
 80009d0:	0010      	movs	r0, r2
 80009d2:	f001 fabb 	bl	8001f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80009d6:	0021      	movs	r1, r4
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	0152      	lsls	r2, r2, #5
 80009de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2202      	movs	r2, #2
 80009e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2203      	movs	r2, #3
 80009f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2204      	movs	r2, #4
 80009f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	187a      	adds	r2, r7, r1
 80009fa:	2390      	movs	r3, #144	; 0x90
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	0011      	movs	r1, r2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f001 faa3 	bl	8001f4c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	201e      	movs	r0, #30
 8000a0c:	f001 f8d4 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000a10:	201e      	movs	r0, #30
 8000a12:	f001 f8e6 	bl	8001be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b00b      	add	sp, #44	; 0x2c
 8000a1c:	bd90      	pop	{r4, r7, pc}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	40006400 	.word	0x40006400
 8000a24:	40021000 	.word	0x40021000
 8000a28:	48000400 	.word	0x48000400

08000a2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	2380      	movs	r3, #128	; 0x80
 8000a3a:	05db      	lsls	r3, r3, #23
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d114      	bne.n	8000a6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a40:	4b2c      	ldr	r3, [pc, #176]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a42:	69da      	ldr	r2, [r3, #28]
 8000a44:	4b2b      	ldr	r3, [pc, #172]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a46:	2101      	movs	r1, #1
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	61da      	str	r2, [r3, #28]
 8000a4c:	4b29      	ldr	r3, [pc, #164]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a4e:	69db      	ldr	r3, [r3, #28]
 8000a50:	2201      	movs	r2, #1
 8000a52:	4013      	ands	r3, r2
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	200f      	movs	r0, #15
 8000a5e:	f001 f8ab 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a62:	200f      	movs	r0, #15
 8000a64:	f001 f8bd 	bl	8001be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a68:	e03f      	b.n	8000aea <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM3)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a22      	ldr	r2, [pc, #136]	; (8000af8 <HAL_TIM_Base_MspInit+0xcc>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d13a      	bne.n	8000aea <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a74:	4b1f      	ldr	r3, [pc, #124]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a76:	69da      	ldr	r2, [r3, #28]
 8000a78:	4b1e      	ldr	r3, [pc, #120]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a7a:	2102      	movs	r1, #2
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	61da      	str	r2, [r3, #28]
 8000a80:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <HAL_TIM_Base_MspInit+0xc8>)
 8000a82:	69db      	ldr	r3, [r3, #28]
 8000a84:	2202      	movs	r2, #2
 8000a86:	4013      	ands	r3, r2
 8000a88:	60bb      	str	r3, [r7, #8]
 8000a8a:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000a8e:	4a1c      	ldr	r2, [pc, #112]	; (8000b00 <HAL_TIM_Base_MspInit+0xd4>)
 8000a90:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000a94:	2210      	movs	r2, #16
 8000a96:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a98:	4b18      	ldr	r3, [pc, #96]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000a9e:	4b17      	ldr	r3, [pc, #92]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000aa0:	2280      	movs	r2, #128	; 0x80
 8000aa2:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000aa4:	4b15      	ldr	r3, [pc, #84]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000aa6:	2280      	movs	r2, #128	; 0x80
 8000aa8:	0052      	lsls	r2, r2, #1
 8000aaa:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000aac:	4b13      	ldr	r3, [pc, #76]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000aae:	2280      	movs	r2, #128	; 0x80
 8000ab0:	00d2      	lsls	r2, r2, #3
 8000ab2:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000abc:	2280      	movs	r2, #128	; 0x80
 8000abe:	0192      	lsls	r2, r2, #6
 8000ac0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f001 f8a9 	bl	8001c1c <HAL_DMA_Init>
 8000aca:	1e03      	subs	r3, r0, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_TIM_Base_MspInit+0xa6>
      Error_Handler();
 8000ace:	f7ff fefd 	bl	80008cc <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4a09      	ldr	r2, [pc, #36]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ad6:	625a      	str	r2, [r3, #36]	; 0x24
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a06      	ldr	r2, [pc, #24]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ae2:	639a      	str	r2, [r3, #56]	; 0x38
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_TIM_Base_MspInit+0xd0>)
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	40021000 	.word	0x40021000
 8000af8:	40000400 	.word	0x40000400
 8000afc:	20000098 	.word	0x20000098
 8000b00:	40020044 	.word	0x40020044

08000b04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	18fb      	adds	r3, r7, r3
 8000b10:	0018      	movs	r0, r3
 8000b12:	2314      	movs	r3, #20
 8000b14:	001a      	movs	r2, r3
 8000b16:	2100      	movs	r1, #0
 8000b18:	f003 f8c6 	bl	8003ca8 <memset>
  if(htim->Instance==TIM3)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a15      	ldr	r2, [pc, #84]	; (8000b78 <HAL_TIM_MspPostInit+0x74>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d124      	bne.n	8000b70 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b26:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <HAL_TIM_MspPostInit+0x78>)
 8000b28:	695a      	ldr	r2, [r3, #20]
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_TIM_MspPostInit+0x78>)
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	0289      	lsls	r1, r1, #10
 8000b30:	430a      	orrs	r2, r1
 8000b32:	615a      	str	r2, [r3, #20]
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <HAL_TIM_MspPostInit+0x78>)
 8000b36:	695a      	ldr	r2, [r3, #20]
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	029b      	lsls	r3, r3, #10
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b42:	210c      	movs	r1, #12
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	2240      	movs	r2, #64	; 0x40
 8000b48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000b5c:	187b      	adds	r3, r7, r1
 8000b5e:	2201      	movs	r2, #1
 8000b60:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b62:	187a      	adds	r2, r7, r1
 8000b64:	2390      	movs	r3, #144	; 0x90
 8000b66:	05db      	lsls	r3, r3, #23
 8000b68:	0011      	movs	r1, r2
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f001 f9ee 	bl	8001f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b008      	add	sp, #32
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40000400 	.word	0x40000400
 8000b7c:	40021000 	.word	0x40021000

08000b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8e:	e7fe      	b.n	8000b8e <HardFault_Handler+0x4>

08000b90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b94:	46c0      	nop			; (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba8:	f000 f8b8 	bl	8000d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000bb8:	4b03      	ldr	r3, [pc, #12]	; (8000bc8 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f001 f8dc 	bl	8001d78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	20000098 	.word	0x20000098

08000bcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <TIM2_IRQHandler+0x14>)
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f002 f98e 	bl	8002ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bd8:	46c0      	nop			; (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	200003d8 	.word	0x200003d8

08000be4 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000be8:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <CEC_CAN_IRQHandler+0x14>)
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 fd2f 	bl	800164e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	20000030 	.word	0x20000030

08000bfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c00:	46c0      	nop			; (mov r8, r8)
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c08:	4813      	ldr	r0, [pc, #76]	; (8000c58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c0a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000c0c:	4813      	ldr	r0, [pc, #76]	; (8000c5c <LoopForever+0x6>)
    LDR R1, [R0]
 8000c0e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000c10:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000c12:	4a13      	ldr	r2, [pc, #76]	; (8000c60 <LoopForever+0xa>)
    CMP R1, R2
 8000c14:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000c16:	d105      	bne.n	8000c24 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000c18:	4812      	ldr	r0, [pc, #72]	; (8000c64 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000c1a:	4913      	ldr	r1, [pc, #76]	; (8000c68 <LoopForever+0x12>)
    STR R1, [R0]
 8000c1c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000c1e:	4813      	ldr	r0, [pc, #76]	; (8000c6c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000c20:	4913      	ldr	r1, [pc, #76]	; (8000c70 <LoopForever+0x1a>)
    STR R1, [R0]
 8000c22:	6001      	str	r1, [r0, #0]

08000c24 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c24:	4813      	ldr	r0, [pc, #76]	; (8000c74 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000c26:	4914      	ldr	r1, [pc, #80]	; (8000c78 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000c28:	4a14      	ldr	r2, [pc, #80]	; (8000c7c <LoopForever+0x26>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a11      	ldr	r2, [pc, #68]	; (8000c80 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000c3c:	4c11      	ldr	r4, [pc, #68]	; (8000c84 <LoopForever+0x2e>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c4a:	f7ff ffd7 	bl	8000bfc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c4e:	f003 f807 	bl	8003c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c52:	f7ff fae5 	bl	8000220 <main>

08000c56 <LoopForever>:

LoopForever:
    b LoopForever
 8000c56:	e7fe      	b.n	8000c56 <LoopForever>
  ldr   r0, =_estack
 8000c58:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000c5c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000c60:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000c64:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000c68:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000c6c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000c70:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c78:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c7c:	08003d08 	.word	0x08003d08
  ldr r2, =_sbss
 8000c80:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c84:	2000041c 	.word	0x2000041c

08000c88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC1_IRQHandler>
	...

08000c8c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <HAL_Init+0x24>)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_Init+0x24>)
 8000c96:	2110      	movs	r1, #16
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	f000 f809 	bl	8000cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca2:	f7ff fe19 	bl	80008d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca6:	2300      	movs	r3, #0
}
 8000ca8:	0018      	movs	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	40022000 	.word	0x40022000

08000cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cbc:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <HAL_InitTick+0x5c>)
 8000cbe:	681c      	ldr	r4, [r3, #0]
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_InitTick+0x60>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	0019      	movs	r1, r3
 8000cc6:	23fa      	movs	r3, #250	; 0xfa
 8000cc8:	0098      	lsls	r0, r3, #2
 8000cca:	f7ff fa1d 	bl	8000108 <__udivsi3>
 8000cce:	0003      	movs	r3, r0
 8000cd0:	0019      	movs	r1, r3
 8000cd2:	0020      	movs	r0, r4
 8000cd4:	f7ff fa18 	bl	8000108 <__udivsi3>
 8000cd8:	0003      	movs	r3, r0
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 ff91 	bl	8001c02 <HAL_SYSTICK_Config>
 8000ce0:	1e03      	subs	r3, r0, #0
 8000ce2:	d001      	beq.n	8000ce8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e00f      	b.n	8000d08 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d80b      	bhi.n	8000d06 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	425b      	negs	r3, r3
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f000 ff5e 	bl	8001bb8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <HAL_InitTick+0x64>)
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d02:	2300      	movs	r3, #0
 8000d04:	e000      	b.n	8000d08 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	0018      	movs	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b003      	add	sp, #12
 8000d0e:	bd90      	pop	{r4, r7, pc}
 8000d10:	20000000 	.word	0x20000000
 8000d14:	20000008 	.word	0x20000008
 8000d18:	20000004 	.word	0x20000004

08000d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <HAL_IncTick+0x1c>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	001a      	movs	r2, r3
 8000d26:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <HAL_IncTick+0x20>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	18d2      	adds	r2, r2, r3
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <HAL_IncTick+0x20>)
 8000d2e:	601a      	str	r2, [r3, #0]
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	20000008 	.word	0x20000008
 8000d3c:	20000418 	.word	0x20000418

08000d40 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  return uwTick;
 8000d44:	4b02      	ldr	r3, [pc, #8]	; (8000d50 <HAL_GetTick+0x10>)
 8000d46:	681b      	ldr	r3, [r3, #0]
}
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	20000418 	.word	0x20000418

08000d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d5c:	f7ff fff0 	bl	8000d40 <HAL_GetTick>
 8000d60:	0003      	movs	r3, r0
 8000d62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	d005      	beq.n	8000d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d6e:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <HAL_Delay+0x40>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	001a      	movs	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	189b      	adds	r3, r3, r2
 8000d78:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	f7ff ffe0 	bl	8000d40 <HAL_GetTick>
 8000d80:	0002      	movs	r2, r0
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	68fa      	ldr	r2, [r7, #12]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d8f7      	bhi.n	8000d7c <HAL_Delay+0x28>
  {
  }
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b004      	add	sp, #16
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000008 	.word	0x20000008

08000d98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	e0f0      	b.n	8000f8c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2220      	movs	r2, #32
 8000dae:	5c9b      	ldrb	r3, [r3, r2]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d103      	bne.n	8000dbe <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	0018      	movs	r0, r3
 8000dba:	f7ff fdb9 	bl	8000930 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2102      	movs	r1, #2
 8000dca:	438a      	bics	r2, r1
 8000dcc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dce:	f7ff ffb7 	bl	8000d40 <HAL_GetTick>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000dd6:	e013      	b.n	8000e00 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dd8:	f7ff ffb2 	bl	8000d40 <HAL_GetTick>
 8000ddc:	0002      	movs	r2, r0
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b0a      	cmp	r3, #10
 8000de4:	d90c      	bls.n	8000e00 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dea:	2280      	movs	r2, #128	; 0x80
 8000dec:	0292      	lsls	r2, r2, #10
 8000dee:	431a      	orrs	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2220      	movs	r2, #32
 8000df8:	2105      	movs	r1, #5
 8000dfa:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e0c5      	b.n	8000f8c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	2202      	movs	r2, #2
 8000e08:	4013      	ands	r3, r2
 8000e0a:	d1e5      	bne.n	8000dd8 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2101      	movs	r1, #1
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e1c:	f7ff ff90 	bl	8000d40 <HAL_GetTick>
 8000e20:	0003      	movs	r3, r0
 8000e22:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e24:	e013      	b.n	8000e4e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e26:	f7ff ff8b 	bl	8000d40 <HAL_GetTick>
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	2b0a      	cmp	r3, #10
 8000e32:	d90c      	bls.n	8000e4e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e38:	2280      	movs	r2, #128	; 0x80
 8000e3a:	0292      	lsls	r2, r2, #10
 8000e3c:	431a      	orrs	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2220      	movs	r2, #32
 8000e46:	2105      	movs	r1, #5
 8000e48:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e09e      	b.n	8000f8c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	2201      	movs	r2, #1
 8000e56:	4013      	ands	r3, r2
 8000e58:	d0e5      	beq.n	8000e26 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	7e1b      	ldrb	r3, [r3, #24]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d108      	bne.n	8000e74 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	e007      	b.n	8000e84 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2180      	movs	r1, #128	; 0x80
 8000e80:	438a      	bics	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	7e5b      	ldrb	r3, [r3, #25]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d108      	bne.n	8000e9e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2140      	movs	r1, #64	; 0x40
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	e007      	b.n	8000eae <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2140      	movs	r1, #64	; 0x40
 8000eaa:	438a      	bics	r2, r1
 8000eac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7e9b      	ldrb	r3, [r3, #26]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d108      	bne.n	8000ec8 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2120      	movs	r1, #32
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	e007      	b.n	8000ed8 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2120      	movs	r1, #32
 8000ed4:	438a      	bics	r2, r1
 8000ed6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	7edb      	ldrb	r3, [r3, #27]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d108      	bne.n	8000ef2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2110      	movs	r1, #16
 8000eec:	438a      	bics	r2, r1
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e007      	b.n	8000f02 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2110      	movs	r1, #16
 8000efe:	430a      	orrs	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	7f1b      	ldrb	r3, [r3, #28]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d108      	bne.n	8000f1c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2108      	movs	r1, #8
 8000f16:	430a      	orrs	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e007      	b.n	8000f2c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2108      	movs	r1, #8
 8000f28:	438a      	bics	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7f5b      	ldrb	r3, [r3, #29]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d108      	bne.n	8000f46 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2104      	movs	r1, #4
 8000f40:	430a      	orrs	r2, r1
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	e007      	b.n	8000f56 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2104      	movs	r1, #4
 8000f52:	438a      	bics	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	689a      	ldr	r2, [r3, #8]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	431a      	orrs	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	0011      	movs	r1, r2
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	1e5a      	subs	r2, r3, #1
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	430a      	orrs	r2, r1
 8000f7a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2220      	movs	r2, #32
 8000f86:	2101      	movs	r1, #1
 8000f88:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000f8a:	2300      	movs	r3, #0
}
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b004      	add	sp, #16
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fa4:	2013      	movs	r0, #19
 8000fa6:	183b      	adds	r3, r7, r0
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	2120      	movs	r1, #32
 8000fac:	5c52      	ldrb	r2, [r2, r1]
 8000fae:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000fb0:	183b      	adds	r3, r7, r0
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d005      	beq.n	8000fc4 <HAL_CAN_ConfigFilter+0x30>
 8000fb8:	2313      	movs	r3, #19
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d000      	beq.n	8000fc4 <HAL_CAN_ConfigFilter+0x30>
 8000fc2:	e0cd      	b.n	8001160 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	2380      	movs	r3, #128	; 0x80
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	58d3      	ldr	r3, [r2, r3]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	0011      	movs	r1, r2
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	221f      	movs	r2, #31
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	0013      	movs	r3, r2
 8000fe8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	2387      	movs	r3, #135	; 0x87
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	58d3      	ldr	r3, [r2, r3]
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	43d2      	mvns	r2, r2
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	0011      	movs	r1, r2
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	2387      	movs	r3, #135	; 0x87
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d129      	bne.n	800105e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	2383      	movs	r3, #131	; 0x83
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	58d3      	ldr	r3, [r2, r3]
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	43d2      	mvns	r2, r2
 8001016:	401a      	ands	r2, r3
 8001018:	0011      	movs	r1, r2
 800101a:	697a      	ldr	r2, [r7, #20]
 800101c:	2383      	movs	r3, #131	; 0x83
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	68db      	ldr	r3, [r3, #12]
 8001026:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	041b      	lsls	r3, r3, #16
 800102e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001034:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	3248      	adds	r2, #72	; 0x48
 800103a:	00d2      	lsls	r2, r2, #3
 800103c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	041b      	lsls	r3, r3, #16
 800104a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001050:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001052:	6979      	ldr	r1, [r7, #20]
 8001054:	3348      	adds	r3, #72	; 0x48
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	18cb      	adds	r3, r1, r3
 800105a:	3304      	adds	r3, #4
 800105c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d128      	bne.n	80010b8 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001066:	697a      	ldr	r2, [r7, #20]
 8001068:	2383      	movs	r3, #131	; 0x83
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	58d2      	ldr	r2, [r2, r3]
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	431a      	orrs	r2, r3
 8001072:	0011      	movs	r1, r2
 8001074:	697a      	ldr	r2, [r7, #20]
 8001076:	2383      	movs	r3, #131	; 0x83
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	041b      	lsls	r3, r3, #16
 8001088:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800108e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3248      	adds	r2, #72	; 0x48
 8001094:	00d2      	lsls	r2, r2, #3
 8001096:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	041b      	lsls	r3, r3, #16
 80010a4:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010aa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010ac:	6979      	ldr	r1, [r7, #20]
 80010ae:	3348      	adds	r3, #72	; 0x48
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	18cb      	adds	r3, r1, r3
 80010b4:	3304      	adds	r3, #4
 80010b6:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10c      	bne.n	80010da <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80010c0:	697a      	ldr	r2, [r7, #20]
 80010c2:	2381      	movs	r3, #129	; 0x81
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	58d3      	ldr	r3, [r2, r3]
 80010c8:	68fa      	ldr	r2, [r7, #12]
 80010ca:	43d2      	mvns	r2, r2
 80010cc:	401a      	ands	r2, r3
 80010ce:	0011      	movs	r1, r2
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	2381      	movs	r3, #129	; 0x81
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	50d1      	str	r1, [r2, r3]
 80010d8:	e00a      	b.n	80010f0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	2381      	movs	r3, #129	; 0x81
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	58d2      	ldr	r2, [r2, r3]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	0011      	movs	r1, r2
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	2381      	movs	r3, #129	; 0x81
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10c      	bne.n	8001112 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	2385      	movs	r3, #133	; 0x85
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	58d3      	ldr	r3, [r2, r3]
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	43d2      	mvns	r2, r2
 8001104:	401a      	ands	r2, r3
 8001106:	0011      	movs	r1, r2
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	2385      	movs	r3, #133	; 0x85
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	50d1      	str	r1, [r2, r3]
 8001110:	e00a      	b.n	8001128 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001112:	697a      	ldr	r2, [r7, #20]
 8001114:	2385      	movs	r3, #133	; 0x85
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	58d2      	ldr	r2, [r2, r3]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	431a      	orrs	r2, r3
 800111e:	0011      	movs	r1, r2
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	2385      	movs	r3, #133	; 0x85
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	6a1b      	ldr	r3, [r3, #32]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d10a      	bne.n	8001146 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	2387      	movs	r3, #135	; 0x87
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	58d2      	ldr	r2, [r2, r3]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	431a      	orrs	r2, r3
 800113c:	0011      	movs	r1, r2
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	2387      	movs	r3, #135	; 0x87
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	58d3      	ldr	r3, [r2, r3]
 800114e:	2201      	movs	r2, #1
 8001150:	4393      	bics	r3, r2
 8001152:	0019      	movs	r1, r3
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	2380      	movs	r3, #128	; 0x80
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800115c:	2300      	movs	r3, #0
 800115e:	e007      	b.n	8001170 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	02d2      	lsls	r2, r2, #11
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
  }
}
 8001170:	0018      	movs	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	b006      	add	sp, #24
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2220      	movs	r2, #32
 8001184:	5c9b      	ldrb	r3, [r3, r2]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b01      	cmp	r3, #1
 800118a:	d12f      	bne.n	80011ec <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2220      	movs	r2, #32
 8001190:	2102      	movs	r1, #2
 8001192:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2101      	movs	r1, #1
 80011a0:	438a      	bics	r2, r1
 80011a2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011a4:	f7ff fdcc 	bl	8000d40 <HAL_GetTick>
 80011a8:	0003      	movs	r3, r0
 80011aa:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011ac:	e013      	b.n	80011d6 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011ae:	f7ff fdc7 	bl	8000d40 <HAL_GetTick>
 80011b2:	0002      	movs	r2, r0
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b0a      	cmp	r3, #10
 80011ba:	d90c      	bls.n	80011d6 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	0292      	lsls	r2, r2, #10
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2220      	movs	r2, #32
 80011ce:	2105      	movs	r1, #5
 80011d0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e012      	b.n	80011fc <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2201      	movs	r2, #1
 80011de:	4013      	ands	r3, r2
 80011e0:	d1e5      	bne.n	80011ae <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011e8:	2300      	movs	r3, #0
 80011ea:	e007      	b.n	80011fc <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f0:	2280      	movs	r2, #128	; 0x80
 80011f2:	0312      	lsls	r2, r2, #12
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
  }
}
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	b004      	add	sp, #16
 8001202:	bd80      	pop	{r7, pc}

08001204 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001212:	201f      	movs	r0, #31
 8001214:	183b      	adds	r3, r7, r0
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	2120      	movs	r1, #32
 800121a:	5c52      	ldrb	r2, [r2, r1]
 800121c:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001226:	183b      	adds	r3, r7, r0
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d005      	beq.n	800123a <HAL_CAN_AddTxMessage+0x36>
 800122e:	231f      	movs	r3, #31
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d000      	beq.n	800123a <HAL_CAN_AddTxMessage+0x36>
 8001238:	e0b7      	b.n	80013aa <HAL_CAN_AddTxMessage+0x1a6>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	04db      	lsls	r3, r3, #19
 8001240:	4013      	ands	r3, r2
 8001242:	d10a      	bne.n	800125a <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	2380      	movs	r3, #128	; 0x80
 8001248:	051b      	lsls	r3, r3, #20
 800124a:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800124c:	d105      	bne.n	800125a <HAL_CAN_AddTxMessage+0x56>
        ((tsr & CAN_TSR_TME2) != 0U))
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	055b      	lsls	r3, r3, #21
 8001254:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001256:	d100      	bne.n	800125a <HAL_CAN_AddTxMessage+0x56>
 8001258:	e09e      	b.n	8001398 <HAL_CAN_AddTxMessage+0x194>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	0e1b      	lsrs	r3, r3, #24
 800125e:	2203      	movs	r2, #3
 8001260:	4013      	ands	r3, r2
 8001262:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b02      	cmp	r3, #2
 8001268:	d908      	bls.n	800127c <HAL_CAN_AddTxMessage+0x78>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	0412      	lsls	r2, r2, #16
 8001272:	431a      	orrs	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e09e      	b.n	80013ba <HAL_CAN_AddTxMessage+0x1b6>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800127c:	2201      	movs	r2, #1
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	409a      	lsls	r2, r3
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10c      	bne.n	80012a8 <HAL_CAN_AddTxMessage+0xa4>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4311      	orrs	r1, r2
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	3218      	adds	r2, #24
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	50d1      	str	r1, [r2, r3]
 80012a6:	e00f      	b.n	80012c8 <HAL_CAN_AddTxMessage+0xc4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012b2:	431a      	orrs	r2, r3
 80012b4:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80012be:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	3218      	adds	r2, #24
 80012c4:	0112      	lsls	r2, r2, #4
 80012c6:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6819      	ldr	r1, [r3, #0]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	691a      	ldr	r2, [r3, #16]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	3318      	adds	r3, #24
 80012d4:	011b      	lsls	r3, r3, #4
 80012d6:	18cb      	adds	r3, r1, r3
 80012d8:	3304      	adds	r3, #4
 80012da:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	7d1b      	ldrb	r3, [r3, #20]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d112      	bne.n	800130a <HAL_CAN_AddTxMessage+0x106>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	3318      	adds	r3, #24
 80012ec:	011b      	lsls	r3, r3, #4
 80012ee:	18d3      	adds	r3, r2, r3
 80012f0:	3304      	adds	r3, #4
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6819      	ldr	r1, [r3, #0]
 80012f8:	2380      	movs	r3, #128	; 0x80
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	431a      	orrs	r2, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	3318      	adds	r3, #24
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	18cb      	adds	r3, r1, r3
 8001306:	3304      	adds	r3, #4
 8001308:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3307      	adds	r3, #7
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	061a      	lsls	r2, r3, #24
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3306      	adds	r3, #6
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	041b      	lsls	r3, r3, #16
 800131a:	431a      	orrs	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3305      	adds	r3, #5
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	431a      	orrs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	3304      	adds	r3, #4
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	0019      	movs	r1, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	430a      	orrs	r2, r1
 8001334:	6979      	ldr	r1, [r7, #20]
 8001336:	23c6      	movs	r3, #198	; 0xc6
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	0109      	lsls	r1, r1, #4
 800133c:	1841      	adds	r1, r0, r1
 800133e:	18cb      	adds	r3, r1, r3
 8001340:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3303      	adds	r3, #3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	061a      	lsls	r2, r3, #24
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3302      	adds	r3, #2
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	041b      	lsls	r3, r3, #16
 8001352:	431a      	orrs	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3301      	adds	r3, #1
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	0019      	movs	r1, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	430a      	orrs	r2, r1
 800136a:	6979      	ldr	r1, [r7, #20]
 800136c:	23c4      	movs	r3, #196	; 0xc4
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	0109      	lsls	r1, r1, #4
 8001372:	1841      	adds	r1, r0, r1
 8001374:	18cb      	adds	r3, r1, r3
 8001376:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	3218      	adds	r2, #24
 8001380:	0112      	lsls	r2, r2, #4
 8001382:	58d2      	ldr	r2, [r2, r3]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2101      	movs	r1, #1
 800138a:	4311      	orrs	r1, r2
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	3218      	adds	r2, #24
 8001390:	0112      	lsls	r2, r2, #4
 8001392:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8001394:	2300      	movs	r3, #0
 8001396:	e010      	b.n	80013ba <HAL_CAN_AddTxMessage+0x1b6>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139c:	2280      	movs	r2, #128	; 0x80
 800139e:	0392      	lsls	r2, r2, #14
 80013a0:	431a      	orrs	r2, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e007      	b.n	80013ba <HAL_CAN_AddTxMessage+0x1b6>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ae:	2280      	movs	r2, #128	; 0x80
 80013b0:	02d2      	lsls	r2, r2, #11
 80013b2:	431a      	orrs	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
  }
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b008      	add	sp, #32
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b086      	sub	sp, #24
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	60f8      	str	r0, [r7, #12]
 80013ca:	60b9      	str	r1, [r7, #8]
 80013cc:	607a      	str	r2, [r7, #4]
 80013ce:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013d0:	2017      	movs	r0, #23
 80013d2:	183b      	adds	r3, r7, r0
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	2120      	movs	r1, #32
 80013d8:	5c52      	ldrb	r2, [r2, r1]
 80013da:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80013dc:	183b      	adds	r3, r7, r0
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d005      	beq.n	80013f0 <HAL_CAN_GetRxMessage+0x2e>
 80013e4:	2317      	movs	r3, #23
 80013e6:	18fb      	adds	r3, r7, r3
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d000      	beq.n	80013f0 <HAL_CAN_GetRxMessage+0x2e>
 80013ee:	e0f8      	b.n	80015e2 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10e      	bne.n	8001414 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2203      	movs	r2, #3
 80013fe:	4013      	ands	r3, r2
 8001400:	d117      	bne.n	8001432 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001406:	2280      	movs	r2, #128	; 0x80
 8001408:	0392      	lsls	r2, r2, #14
 800140a:	431a      	orrs	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0ee      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	2203      	movs	r2, #3
 800141c:	4013      	ands	r3, r2
 800141e:	d108      	bne.n	8001432 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001424:	2280      	movs	r2, #128	; 0x80
 8001426:	0392      	lsls	r2, r2, #14
 8001428:	431a      	orrs	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e0df      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	68ba      	ldr	r2, [r7, #8]
 8001438:	321b      	adds	r2, #27
 800143a:	0112      	lsls	r2, r2, #4
 800143c:	58d3      	ldr	r3, [r2, r3]
 800143e:	2204      	movs	r2, #4
 8001440:	401a      	ands	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10b      	bne.n	8001466 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	321b      	adds	r2, #27
 8001456:	0112      	lsls	r2, r2, #4
 8001458:	58d3      	ldr	r3, [r2, r3]
 800145a:	0d5b      	lsrs	r3, r3, #21
 800145c:	055b      	lsls	r3, r3, #21
 800145e:	0d5a      	lsrs	r2, r3, #21
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	e00a      	b.n	800147c <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	321b      	adds	r2, #27
 800146e:	0112      	lsls	r2, r2, #4
 8001470:	58d3      	ldr	r3, [r2, r3]
 8001472:	08db      	lsrs	r3, r3, #3
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	08da      	lsrs	r2, r3, #3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68ba      	ldr	r2, [r7, #8]
 8001482:	321b      	adds	r2, #27
 8001484:	0112      	lsls	r2, r2, #4
 8001486:	58d3      	ldr	r3, [r2, r3]
 8001488:	2202      	movs	r2, #2
 800148a:	401a      	ands	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	331b      	adds	r3, #27
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	18d3      	adds	r3, r2, r3
 800149c:	3304      	adds	r3, #4
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	220f      	movs	r2, #15
 80014a2:	401a      	ands	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	331b      	adds	r3, #27
 80014b0:	011b      	lsls	r3, r3, #4
 80014b2:	18d3      	adds	r3, r2, r3
 80014b4:	3304      	adds	r3, #4
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	22ff      	movs	r2, #255	; 0xff
 80014bc:	401a      	ands	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	331b      	adds	r3, #27
 80014ca:	011b      	lsls	r3, r3, #4
 80014cc:	18d3      	adds	r3, r2, r3
 80014ce:	3304      	adds	r3, #4
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	0c1b      	lsrs	r3, r3, #16
 80014d4:	041b      	lsls	r3, r3, #16
 80014d6:	0c1a      	lsrs	r2, r3, #16
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6819      	ldr	r1, [r3, #0]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	23dc      	movs	r3, #220	; 0xdc
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	0112      	lsls	r2, r2, #4
 80014e8:	188a      	adds	r2, r1, r2
 80014ea:	18d3      	adds	r3, r2, r3
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6819      	ldr	r1, [r3, #0]
 80014f8:	68ba      	ldr	r2, [r7, #8]
 80014fa:	23dc      	movs	r3, #220	; 0xdc
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	0112      	lsls	r2, r2, #4
 8001500:	188a      	adds	r2, r1, r2
 8001502:	18d3      	adds	r3, r2, r3
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	0a1a      	lsrs	r2, r3, #8
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6819      	ldr	r1, [r3, #0]
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	23dc      	movs	r3, #220	; 0xdc
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	0112      	lsls	r2, r2, #4
 800151c:	188a      	adds	r2, r1, r2
 800151e:	18d3      	adds	r3, r2, r3
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	0c1a      	lsrs	r2, r3, #16
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	3302      	adds	r3, #2
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	23dc      	movs	r3, #220	; 0xdc
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	0112      	lsls	r2, r2, #4
 8001538:	188a      	adds	r2, r1, r2
 800153a:	18d3      	adds	r3, r2, r3
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	0e1a      	lsrs	r2, r3, #24
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	3303      	adds	r3, #3
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6819      	ldr	r1, [r3, #0]
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	23de      	movs	r3, #222	; 0xde
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	188a      	adds	r2, r1, r2
 8001556:	18d3      	adds	r3, r2, r3
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	3304      	adds	r3, #4
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6819      	ldr	r1, [r3, #0]
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	23de      	movs	r3, #222	; 0xde
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	188a      	adds	r2, r1, r2
 8001570:	18d3      	adds	r3, r2, r3
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	0a1a      	lsrs	r2, r3, #8
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	3305      	adds	r3, #5
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6819      	ldr	r1, [r3, #0]
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	23de      	movs	r3, #222	; 0xde
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	188a      	adds	r2, r1, r2
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0c1a      	lsrs	r2, r3, #16
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	3306      	adds	r3, #6
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6819      	ldr	r1, [r3, #0]
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	23de      	movs	r3, #222	; 0xde
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	188a      	adds	r2, r1, r2
 80015a8:	18d3      	adds	r3, r2, r3
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	0e1a      	lsrs	r2, r3, #24
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	3307      	adds	r3, #7
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d108      	bne.n	80015ce <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68da      	ldr	r2, [r3, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2120      	movs	r1, #32
 80015c8:	430a      	orrs	r2, r1
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	e007      	b.n	80015de <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	691a      	ldr	r2, [r3, #16]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2120      	movs	r1, #32
 80015da:	430a      	orrs	r2, r1
 80015dc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e007      	b.n	80015f2 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e6:	2280      	movs	r2, #128	; 0x80
 80015e8:	02d2      	lsls	r2, r2, #11
 80015ea:	431a      	orrs	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
  }
}
 80015f2:	0018      	movs	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	b006      	add	sp, #24
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b084      	sub	sp, #16
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001604:	200f      	movs	r0, #15
 8001606:	183b      	adds	r3, r7, r0
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	2120      	movs	r1, #32
 800160c:	5c52      	ldrb	r2, [r2, r1]
 800160e:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001610:	183b      	adds	r3, r7, r0
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d004      	beq.n	8001622 <HAL_CAN_ActivateNotification+0x28>
 8001618:	230f      	movs	r3, #15
 800161a:	18fb      	adds	r3, r7, r3
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d109      	bne.n	8001636 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6959      	ldr	r1, [r3, #20]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e007      	b.n	8001646 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163a:	2280      	movs	r2, #128	; 0x80
 800163c:	02d2      	lsls	r2, r2, #11
 800163e:	431a      	orrs	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
  }
}
 8001646:	0018      	movs	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	b004      	add	sp, #16
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b08a      	sub	sp, #40	; 0x28
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001656:	2300      	movs	r3, #0
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	695b      	ldr	r3, [r3, #20]
 8001660:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800168a:	6a3b      	ldr	r3, [r7, #32]
 800168c:	2201      	movs	r2, #1
 800168e:	4013      	ands	r3, r2
 8001690:	d100      	bne.n	8001694 <HAL_CAN_IRQHandler+0x46>
 8001692:	e084      	b.n	800179e <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	2201      	movs	r2, #1
 8001698:	4013      	ands	r3, r2
 800169a:	d024      	beq.n	80016e6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2201      	movs	r2, #1
 80016a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	2202      	movs	r2, #2
 80016a8:	4013      	ands	r3, r2
 80016aa:	d004      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	0018      	movs	r0, r3
 80016b0:	f000 f97e 	bl	80019b0 <HAL_CAN_TxMailbox0CompleteCallback>
 80016b4:	e017      	b.n	80016e6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	2204      	movs	r2, #4
 80016ba:	4013      	ands	r3, r2
 80016bc:	d005      	beq.n	80016ca <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	4313      	orrs	r3, r2
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
 80016c8:	e00d      	b.n	80016e6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	2208      	movs	r2, #8
 80016ce:	4013      	ands	r3, r2
 80016d0:	d005      	beq.n	80016de <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	2280      	movs	r2, #128	; 0x80
 80016d6:	0152      	lsls	r2, r2, #5
 80016d8:	4313      	orrs	r3, r2
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
 80016dc:	e003      	b.n	80016e6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	0018      	movs	r0, r3
 80016e2:	f000 f97d 	bl	80019e0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4013      	ands	r3, r2
 80016ee:	d028      	beq.n	8001742 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	0052      	lsls	r2, r2, #1
 80016f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4013      	ands	r3, r2
 8001702:	d004      	beq.n	800170e <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	0018      	movs	r0, r3
 8001708:	f000 f95a 	bl	80019c0 <HAL_CAN_TxMailbox1CompleteCallback>
 800170c:	e019      	b.n	8001742 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	4013      	ands	r3, r2
 8001716:	d005      	beq.n	8001724 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171a:	2280      	movs	r2, #128	; 0x80
 800171c:	0192      	lsls	r2, r2, #6
 800171e:	4313      	orrs	r3, r2
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
 8001722:	e00e      	b.n	8001742 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	4013      	ands	r3, r2
 800172c:	d005      	beq.n	800173a <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800172e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	01d2      	lsls	r2, r2, #7
 8001734:	4313      	orrs	r3, r2
 8001736:	627b      	str	r3, [r7, #36]	; 0x24
 8001738:	e003      	b.n	8001742 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0018      	movs	r0, r3
 800173e:	f000 f957 	bl	80019f0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	025b      	lsls	r3, r3, #9
 8001748:	4013      	ands	r3, r2
 800174a:	d028      	beq.n	800179e <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	0252      	lsls	r2, r2, #9
 8001754:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	029b      	lsls	r3, r3, #10
 800175c:	4013      	ands	r3, r2
 800175e:	d004      	beq.n	800176a <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	0018      	movs	r0, r3
 8001764:	f000 f934 	bl	80019d0 <HAL_CAN_TxMailbox2CompleteCallback>
 8001768:	e019      	b.n	800179e <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	02db      	lsls	r3, r3, #11
 8001770:	4013      	ands	r3, r2
 8001772:	d005      	beq.n	8001780 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	2280      	movs	r2, #128	; 0x80
 8001778:	0212      	lsls	r2, r2, #8
 800177a:	4313      	orrs	r3, r2
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
 800177e:	e00e      	b.n	800179e <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	031b      	lsls	r3, r3, #12
 8001786:	4013      	ands	r3, r2
 8001788:	d005      	beq.n	8001796 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	2280      	movs	r2, #128	; 0x80
 800178e:	0252      	lsls	r2, r2, #9
 8001790:	4313      	orrs	r3, r2
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
 8001794:	e003      	b.n	800179e <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	0018      	movs	r0, r3
 800179a:	f000 f931 	bl	8001a00 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	2208      	movs	r2, #8
 80017a2:	4013      	ands	r3, r2
 80017a4:	d00c      	beq.n	80017c0 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2210      	movs	r2, #16
 80017aa:	4013      	ands	r3, r2
 80017ac:	d008      	beq.n	80017c0 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	2280      	movs	r2, #128	; 0x80
 80017b2:	0092      	lsls	r2, r2, #2
 80017b4:	4313      	orrs	r3, r2
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2210      	movs	r2, #16
 80017be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80017c0:	6a3b      	ldr	r3, [r7, #32]
 80017c2:	2204      	movs	r2, #4
 80017c4:	4013      	ands	r3, r2
 80017c6:	d00b      	beq.n	80017e0 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2208      	movs	r2, #8
 80017cc:	4013      	ands	r3, r2
 80017ce:	d007      	beq.n	80017e0 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2208      	movs	r2, #8
 80017d6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	0018      	movs	r0, r3
 80017dc:	f000 f918 	bl	8001a10 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80017e0:	6a3b      	ldr	r3, [r7, #32]
 80017e2:	2202      	movs	r2, #2
 80017e4:	4013      	ands	r3, r2
 80017e6:	d009      	beq.n	80017fc <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2203      	movs	r2, #3
 80017f0:	4013      	ands	r3, r2
 80017f2:	d003      	beq.n	80017fc <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7fe fff2 	bl	80007e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80017fc:	6a3b      	ldr	r3, [r7, #32]
 80017fe:	2240      	movs	r2, #64	; 0x40
 8001800:	4013      	ands	r3, r2
 8001802:	d00c      	beq.n	800181e <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	2210      	movs	r2, #16
 8001808:	4013      	ands	r3, r2
 800180a:	d008      	beq.n	800181e <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	2280      	movs	r2, #128	; 0x80
 8001810:	00d2      	lsls	r2, r2, #3
 8001812:	4313      	orrs	r3, r2
 8001814:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2210      	movs	r2, #16
 800181c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800181e:	6a3b      	ldr	r3, [r7, #32]
 8001820:	2220      	movs	r2, #32
 8001822:	4013      	ands	r3, r2
 8001824:	d00b      	beq.n	800183e <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	2208      	movs	r2, #8
 800182a:	4013      	ands	r3, r2
 800182c:	d007      	beq.n	800183e <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2208      	movs	r2, #8
 8001834:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	0018      	movs	r0, r3
 800183a:	f000 f8f9 	bl	8001a30 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800183e:	6a3b      	ldr	r3, [r7, #32]
 8001840:	2210      	movs	r2, #16
 8001842:	4013      	ands	r3, r2
 8001844:	d009      	beq.n	800185a <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	2203      	movs	r2, #3
 800184e:	4013      	ands	r3, r2
 8001850:	d003      	beq.n	800185a <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	0018      	movs	r0, r3
 8001856:	f000 f8e3 	bl	8001a20 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800185a:	6a3a      	ldr	r2, [r7, #32]
 800185c:	2380      	movs	r3, #128	; 0x80
 800185e:	029b      	lsls	r3, r3, #10
 8001860:	4013      	ands	r3, r2
 8001862:	d00b      	beq.n	800187c <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	2210      	movs	r2, #16
 8001868:	4013      	ands	r3, r2
 800186a:	d007      	beq.n	800187c <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2210      	movs	r2, #16
 8001872:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	0018      	movs	r0, r3
 8001878:	f000 f8e2 	bl	8001a40 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800187c:	6a3a      	ldr	r2, [r7, #32]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	025b      	lsls	r3, r3, #9
 8001882:	4013      	ands	r3, r2
 8001884:	d00b      	beq.n	800189e <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	2208      	movs	r2, #8
 800188a:	4013      	ands	r3, r2
 800188c:	d007      	beq.n	800189e <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2208      	movs	r2, #8
 8001894:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	0018      	movs	r0, r3
 800189a:	f000 f8d9 	bl	8001a50 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800189e:	6a3a      	ldr	r2, [r7, #32]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	021b      	lsls	r3, r3, #8
 80018a4:	4013      	ands	r3, r2
 80018a6:	d100      	bne.n	80018aa <HAL_CAN_IRQHandler+0x25c>
 80018a8:	e071      	b.n	800198e <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2204      	movs	r2, #4
 80018ae:	4013      	ands	r3, r2
 80018b0:	d100      	bne.n	80018b4 <HAL_CAN_IRQHandler+0x266>
 80018b2:	e068      	b.n	8001986 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018b4:	6a3a      	ldr	r2, [r7, #32]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	4013      	ands	r3, r2
 80018bc:	d007      	beq.n	80018ce <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2201      	movs	r2, #1
 80018c2:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80018c4:	d003      	beq.n	80018ce <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	2201      	movs	r2, #1
 80018ca:	4313      	orrs	r3, r2
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80018ce:	6a3a      	ldr	r2, [r7, #32]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4013      	ands	r3, r2
 80018d6:	d007      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2202      	movs	r2, #2
 80018dc:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80018de:	d003      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	2202      	movs	r2, #2
 80018e4:	4313      	orrs	r3, r2
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018e8:	6a3a      	ldr	r2, [r7, #32]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4013      	ands	r3, r2
 80018f0:	d007      	beq.n	8001902 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2204      	movs	r2, #4
 80018f6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80018f8:	d003      	beq.n	8001902 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	2204      	movs	r2, #4
 80018fe:	4313      	orrs	r3, r2
 8001900:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001902:	6a3a      	ldr	r2, [r7, #32]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	011b      	lsls	r3, r3, #4
 8001908:	4013      	ands	r3, r2
 800190a:	d03c      	beq.n	8001986 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2270      	movs	r2, #112	; 0x70
 8001910:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001912:	d038      	beq.n	8001986 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2270      	movs	r2, #112	; 0x70
 8001918:	4013      	ands	r3, r2
 800191a:	2b30      	cmp	r3, #48	; 0x30
 800191c:	d016      	beq.n	800194c <HAL_CAN_IRQHandler+0x2fe>
 800191e:	d804      	bhi.n	800192a <HAL_CAN_IRQHandler+0x2dc>
 8001920:	2b10      	cmp	r3, #16
 8001922:	d009      	beq.n	8001938 <HAL_CAN_IRQHandler+0x2ea>
 8001924:	2b20      	cmp	r3, #32
 8001926:	d00c      	beq.n	8001942 <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001928:	e025      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 800192a:	2b50      	cmp	r3, #80	; 0x50
 800192c:	d018      	beq.n	8001960 <HAL_CAN_IRQHandler+0x312>
 800192e:	2b60      	cmp	r3, #96	; 0x60
 8001930:	d01b      	beq.n	800196a <HAL_CAN_IRQHandler+0x31c>
 8001932:	2b40      	cmp	r3, #64	; 0x40
 8001934:	d00f      	beq.n	8001956 <HAL_CAN_IRQHandler+0x308>
            break;
 8001936:	e01e      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	2208      	movs	r2, #8
 800193c:	4313      	orrs	r3, r2
 800193e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001940:	e019      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	2210      	movs	r2, #16
 8001946:	4313      	orrs	r3, r2
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800194a:	e014      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	2220      	movs	r2, #32
 8001950:	4313      	orrs	r3, r2
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001954:	e00f      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	2240      	movs	r2, #64	; 0x40
 800195a:	4313      	orrs	r3, r2
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800195e:	e00a      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	2280      	movs	r2, #128	; 0x80
 8001964:	4313      	orrs	r3, r2
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001968:	e005      	b.n	8001976 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	2280      	movs	r2, #128	; 0x80
 800196e:	0052      	lsls	r2, r2, #1
 8001970:	4313      	orrs	r3, r2
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001974:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	699a      	ldr	r2, [r3, #24]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2170      	movs	r1, #112	; 0x70
 8001982:	438a      	bics	r2, r1
 8001984:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2204      	movs	r2, #4
 800198c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	2b00      	cmp	r3, #0
 8001992:	d009      	beq.n	80019a8 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	431a      	orrs	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	0018      	movs	r0, r3
 80019a4:	f7fe ff62 	bl	800086c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80019a8:	46c0      	nop			; (mov r8, r8)
 80019aa:	46bd      	mov	sp, r7
 80019ac:	b00a      	add	sp, #40	; 0x28
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80019b8:	46c0      	nop			; (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b002      	add	sp, #8
 80019be:	bd80      	pop	{r7, pc}

080019c0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b002      	add	sp, #8
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80019d8:	46c0      	nop			; (mov r8, r8)
 80019da:	46bd      	mov	sp, r7
 80019dc:	b002      	add	sp, #8
 80019de:	bd80      	pop	{r7, pc}

080019e0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80019e8:	46c0      	nop			; (mov r8, r8)
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b002      	add	sp, #8
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80019f8:	46c0      	nop			; (mov r8, r8)
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b002      	add	sp, #8
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a08:	46c0      	nop			; (mov r8, r8)
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	b002      	add	sp, #8
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b002      	add	sp, #8
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a28:	46c0      	nop			; (mov r8, r8)
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	b002      	add	sp, #8
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b002      	add	sp, #8
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001a58:	46c0      	nop			; (mov r8, r8)
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	0002      	movs	r2, r0
 8001a68:	1dfb      	adds	r3, r7, #7
 8001a6a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a6c:	1dfb      	adds	r3, r7, #7
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b7f      	cmp	r3, #127	; 0x7f
 8001a72:	d809      	bhi.n	8001a88 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a74:	1dfb      	adds	r3, r7, #7
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	001a      	movs	r2, r3
 8001a7a:	231f      	movs	r3, #31
 8001a7c:	401a      	ands	r2, r3
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <__NVIC_EnableIRQ+0x30>)
 8001a80:	2101      	movs	r1, #1
 8001a82:	4091      	lsls	r1, r2
 8001a84:	000a      	movs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
  }
}
 8001a88:	46c0      	nop			; (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b002      	add	sp, #8
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	e000e100 	.word	0xe000e100

08001a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	6039      	str	r1, [r7, #0]
 8001a9e:	1dfb      	adds	r3, r7, #7
 8001aa0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001aa2:	1dfb      	adds	r3, r7, #7
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b7f      	cmp	r3, #127	; 0x7f
 8001aa8:	d828      	bhi.n	8001afc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001aaa:	4a2f      	ldr	r2, [pc, #188]	; (8001b68 <__NVIC_SetPriority+0xd4>)
 8001aac:	1dfb      	adds	r3, r7, #7
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b25b      	sxtb	r3, r3
 8001ab2:	089b      	lsrs	r3, r3, #2
 8001ab4:	33c0      	adds	r3, #192	; 0xc0
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	589b      	ldr	r3, [r3, r2]
 8001aba:	1dfa      	adds	r2, r7, #7
 8001abc:	7812      	ldrb	r2, [r2, #0]
 8001abe:	0011      	movs	r1, r2
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	400a      	ands	r2, r1
 8001ac4:	00d2      	lsls	r2, r2, #3
 8001ac6:	21ff      	movs	r1, #255	; 0xff
 8001ac8:	4091      	lsls	r1, r2
 8001aca:	000a      	movs	r2, r1
 8001acc:	43d2      	mvns	r2, r2
 8001ace:	401a      	ands	r2, r3
 8001ad0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	019b      	lsls	r3, r3, #6
 8001ad6:	22ff      	movs	r2, #255	; 0xff
 8001ad8:	401a      	ands	r2, r3
 8001ada:	1dfb      	adds	r3, r7, #7
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	0018      	movs	r0, r3
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	4003      	ands	r3, r0
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ae8:	481f      	ldr	r0, [pc, #124]	; (8001b68 <__NVIC_SetPriority+0xd4>)
 8001aea:	1dfb      	adds	r3, r7, #7
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	430a      	orrs	r2, r1
 8001af4:	33c0      	adds	r3, #192	; 0xc0
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001afa:	e031      	b.n	8001b60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001afc:	4a1b      	ldr	r2, [pc, #108]	; (8001b6c <__NVIC_SetPriority+0xd8>)
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	0019      	movs	r1, r3
 8001b04:	230f      	movs	r3, #15
 8001b06:	400b      	ands	r3, r1
 8001b08:	3b08      	subs	r3, #8
 8001b0a:	089b      	lsrs	r3, r3, #2
 8001b0c:	3306      	adds	r3, #6
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	18d3      	adds	r3, r2, r3
 8001b12:	3304      	adds	r3, #4
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	1dfa      	adds	r2, r7, #7
 8001b18:	7812      	ldrb	r2, [r2, #0]
 8001b1a:	0011      	movs	r1, r2
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	400a      	ands	r2, r1
 8001b20:	00d2      	lsls	r2, r2, #3
 8001b22:	21ff      	movs	r1, #255	; 0xff
 8001b24:	4091      	lsls	r1, r2
 8001b26:	000a      	movs	r2, r1
 8001b28:	43d2      	mvns	r2, r2
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	019b      	lsls	r3, r3, #6
 8001b32:	22ff      	movs	r2, #255	; 0xff
 8001b34:	401a      	ands	r2, r3
 8001b36:	1dfb      	adds	r3, r7, #7
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	4003      	ands	r3, r0
 8001b40:	00db      	lsls	r3, r3, #3
 8001b42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b44:	4809      	ldr	r0, [pc, #36]	; (8001b6c <__NVIC_SetPriority+0xd8>)
 8001b46:	1dfb      	adds	r3, r7, #7
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	001c      	movs	r4, r3
 8001b4c:	230f      	movs	r3, #15
 8001b4e:	4023      	ands	r3, r4
 8001b50:	3b08      	subs	r3, #8
 8001b52:	089b      	lsrs	r3, r3, #2
 8001b54:	430a      	orrs	r2, r1
 8001b56:	3306      	adds	r3, #6
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	18c3      	adds	r3, r0, r3
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	601a      	str	r2, [r3, #0]
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	b003      	add	sp, #12
 8001b66:	bd90      	pop	{r4, r7, pc}
 8001b68:	e000e100 	.word	0xe000e100
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	4a0c      	ldr	r2, [pc, #48]	; (8001bb0 <SysTick_Config+0x40>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d901      	bls.n	8001b86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b82:	2301      	movs	r3, #1
 8001b84:	e010      	b.n	8001ba8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b86:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <SysTick_Config+0x44>)
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	3a01      	subs	r2, #1
 8001b8c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b8e:	2301      	movs	r3, #1
 8001b90:	425b      	negs	r3, r3
 8001b92:	2103      	movs	r1, #3
 8001b94:	0018      	movs	r0, r3
 8001b96:	f7ff ff7d 	bl	8001a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b9a:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <SysTick_Config+0x44>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba0:	4b04      	ldr	r3, [pc, #16]	; (8001bb4 <SysTick_Config+0x44>)
 8001ba2:	2207      	movs	r2, #7
 8001ba4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	0018      	movs	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	b002      	add	sp, #8
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	00ffffff 	.word	0x00ffffff
 8001bb4:	e000e010 	.word	0xe000e010

08001bb8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	210f      	movs	r1, #15
 8001bc4:	187b      	adds	r3, r7, r1
 8001bc6:	1c02      	adds	r2, r0, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	187b      	adds	r3, r7, r1
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	b25b      	sxtb	r3, r3
 8001bd2:	0011      	movs	r1, r2
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	f7ff ff5d 	bl	8001a94 <__NVIC_SetPriority>
}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b004      	add	sp, #16
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	0002      	movs	r2, r0
 8001bea:	1dfb      	adds	r3, r7, #7
 8001bec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bee:	1dfb      	adds	r3, r7, #7
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	b25b      	sxtb	r3, r3
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff ff33 	bl	8001a60 <__NVIC_EnableIRQ>
}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b082      	sub	sp, #8
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f7ff ffaf 	bl	8001b70 <SysTick_Config>
 8001c12:	0003      	movs	r3, r0
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b002      	add	sp, #8
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e036      	b.n	8001ca0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2221      	movs	r2, #33	; 0x21
 8001c36:	2102      	movs	r1, #2
 8001c38:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4a18      	ldr	r2, [pc, #96]	; (8001ca8 <HAL_DMA_Init+0x8c>)
 8001c46:	4013      	ands	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	0018      	movs	r0, r3
 8001c84:	f000 f946 	bl	8001f14 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2221      	movs	r2, #33	; 0x21
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2220      	movs	r2, #32
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}  
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b004      	add	sp, #16
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	ffffc00f 	.word	0xffffc00f

08001cac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001cba:	2317      	movs	r3, #23
 8001cbc:	18fb      	adds	r3, r7, r3
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2220      	movs	r2, #32
 8001cc6:	5c9b      	ldrb	r3, [r3, r2]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d101      	bne.n	8001cd0 <HAL_DMA_Start_IT+0x24>
 8001ccc:	2302      	movs	r3, #2
 8001cce:	e04f      	b.n	8001d70 <HAL_DMA_Start_IT+0xc4>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2220      	movs	r2, #32
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2221      	movs	r2, #33	; 0x21
 8001cdc:	5c9b      	ldrb	r3, [r3, r2]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d13a      	bne.n	8001d5a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2221      	movs	r2, #33	; 0x21
 8001ce8:	2102      	movs	r1, #2
 8001cea:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	438a      	bics	r2, r1
 8001d00:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	68b9      	ldr	r1, [r7, #8]
 8001d08:	68f8      	ldr	r0, [r7, #12]
 8001d0a:	f000 f8d7 	bl	8001ebc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d008      	beq.n	8001d28 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	210e      	movs	r1, #14
 8001d22:	430a      	orrs	r2, r1
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	e00f      	b.n	8001d48 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	210a      	movs	r1, #10
 8001d34:	430a      	orrs	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2104      	movs	r1, #4
 8001d44:	438a      	bics	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2101      	movs	r1, #1
 8001d54:	430a      	orrs	r2, r1
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	e007      	b.n	8001d6a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	2100      	movs	r1, #0
 8001d60:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001d62:	2317      	movs	r3, #23
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	2202      	movs	r2, #2
 8001d68:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001d6a:	2317      	movs	r3, #23
 8001d6c:	18fb      	adds	r3, r7, r3
 8001d6e:	781b      	ldrb	r3, [r3, #0]
} 
 8001d70:	0018      	movs	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b006      	add	sp, #24
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	2204      	movs	r2, #4
 8001d96:	409a      	lsls	r2, r3
 8001d98:	0013      	movs	r3, r2
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d024      	beq.n	8001dea <HAL_DMA_IRQHandler+0x72>
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2204      	movs	r2, #4
 8001da4:	4013      	ands	r3, r2
 8001da6:	d020      	beq.n	8001dea <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2220      	movs	r2, #32
 8001db0:	4013      	ands	r3, r2
 8001db2:	d107      	bne.n	8001dc4 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2104      	movs	r1, #4
 8001dc0:	438a      	bics	r2, r1
 8001dc2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dcc:	2104      	movs	r1, #4
 8001dce:	4091      	lsls	r1, r2
 8001dd0:	000a      	movs	r2, r1
 8001dd2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d100      	bne.n	8001dde <HAL_DMA_IRQHandler+0x66>
 8001ddc:	e06a      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	0010      	movs	r0, r2
 8001de6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001de8:	e064      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	2202      	movs	r2, #2
 8001df0:	409a      	lsls	r2, r3
 8001df2:	0013      	movs	r3, r2
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4013      	ands	r3, r2
 8001df8:	d02b      	beq.n	8001e52 <HAL_DMA_IRQHandler+0xda>
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d027      	beq.n	8001e52 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2220      	movs	r2, #32
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	d10b      	bne.n	8001e26 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	210a      	movs	r1, #10
 8001e1a:	438a      	bics	r2, r1
 8001e1c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2221      	movs	r2, #33	; 0x21
 8001e22:	2101      	movs	r1, #1
 8001e24:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2e:	2102      	movs	r1, #2
 8001e30:	4091      	lsls	r1, r2
 8001e32:	000a      	movs	r2, r1
 8001e34:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d036      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	0010      	movs	r0, r2
 8001e4e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001e50:	e030      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	2208      	movs	r2, #8
 8001e58:	409a      	lsls	r2, r3
 8001e5a:	0013      	movs	r3, r2
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d028      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	2208      	movs	r2, #8
 8001e66:	4013      	ands	r3, r2
 8001e68:	d024      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	210e      	movs	r1, #14
 8001e76:	438a      	bics	r2, r1
 8001e78:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	2101      	movs	r1, #1
 8001e84:	4091      	lsls	r1, r2
 8001e86:	000a      	movs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2221      	movs	r2, #33	; 0x21
 8001e94:	2101      	movs	r1, #1
 8001e96:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d005      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	0010      	movs	r0, r2
 8001eb0:	4798      	blx	r3
    }
   }
}  
 8001eb2:	e7ff      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x13c>
 8001eb4:	46c0      	nop			; (mov r8, r8)
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b004      	add	sp, #16
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	4091      	lsls	r1, r2
 8001ed6:	000a      	movs	r2, r1
 8001ed8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b10      	cmp	r3, #16
 8001ee8:	d108      	bne.n	8001efc <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001efa:	e007      	b.n	8001f0c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	60da      	str	r2, [r3, #12]
}
 8001f0c:	46c0      	nop			; (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b004      	add	sp, #16
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a08      	ldr	r2, [pc, #32]	; (8001f44 <DMA_CalcBaseAndBitshift+0x30>)
 8001f22:	4694      	mov	ip, r2
 8001f24:	4463      	add	r3, ip
 8001f26:	2114      	movs	r1, #20
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f7fe f8ed 	bl	8000108 <__udivsi3>
 8001f2e:	0003      	movs	r3, r0
 8001f30:	009a      	lsls	r2, r3, #2
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a03      	ldr	r2, [pc, #12]	; (8001f48 <DMA_CalcBaseAndBitshift+0x34>)
 8001f3a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001f3c:	46c0      	nop			; (mov r8, r8)
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	b002      	add	sp, #8
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	bffdfff8 	.word	0xbffdfff8
 8001f48:	40020000 	.word	0x40020000

08001f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f5a:	e149      	b.n	80021f0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2101      	movs	r1, #1
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	4091      	lsls	r1, r2
 8001f66:	000a      	movs	r2, r1
 8001f68:	4013      	ands	r3, r2
 8001f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d100      	bne.n	8001f74 <HAL_GPIO_Init+0x28>
 8001f72:	e13a      	b.n	80021ea <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x38>
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	2b12      	cmp	r3, #18
 8001f82:	d123      	bne.n	8001fcc <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	08da      	lsrs	r2, r3, #3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3208      	adds	r2, #8
 8001f8c:	0092      	lsls	r2, r2, #2
 8001f8e:	58d3      	ldr	r3, [r2, r3]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2207      	movs	r2, #7
 8001f96:	4013      	ands	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	220f      	movs	r2, #15
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	0013      	movs	r3, r2
 8001fa0:	43da      	mvns	r2, r3
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	691a      	ldr	r2, [r3, #16]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	2107      	movs	r1, #7
 8001fb0:	400b      	ands	r3, r1
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	0013      	movs	r3, r2
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	08da      	lsrs	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	3208      	adds	r2, #8
 8001fc6:	0092      	lsls	r2, r2, #2
 8001fc8:	6939      	ldr	r1, [r7, #16]
 8001fca:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	2203      	movs	r2, #3
 8001fd8:	409a      	lsls	r2, r3
 8001fda:	0013      	movs	r3, r2
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2203      	movs	r2, #3
 8001fea:	401a      	ands	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	0013      	movs	r3, r2
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d00b      	beq.n	8002020 <HAL_GPIO_Init+0xd4>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d007      	beq.n	8002020 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002014:	2b11      	cmp	r3, #17
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b12      	cmp	r3, #18
 800201e:	d130      	bne.n	8002082 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	2203      	movs	r2, #3
 800202c:	409a      	lsls	r2, r3
 800202e:	0013      	movs	r3, r2
 8002030:	43da      	mvns	r2, r3
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	4013      	ands	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68da      	ldr	r2, [r3, #12]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	409a      	lsls	r2, r3
 8002042:	0013      	movs	r3, r2
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002056:	2201      	movs	r2, #1
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	409a      	lsls	r2, r3
 800205c:	0013      	movs	r3, r2
 800205e:	43da      	mvns	r2, r3
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4013      	ands	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	2201      	movs	r2, #1
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
 8002074:	0013      	movs	r3, r2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	2203      	movs	r2, #3
 800208e:	409a      	lsls	r2, r3
 8002090:	0013      	movs	r3, r2
 8002092:	43da      	mvns	r2, r3
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	409a      	lsls	r2, r3
 80020a4:	0013      	movs	r3, r2
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	2380      	movs	r3, #128	; 0x80
 80020b8:	055b      	lsls	r3, r3, #21
 80020ba:	4013      	ands	r3, r2
 80020bc:	d100      	bne.n	80020c0 <HAL_GPIO_Init+0x174>
 80020be:	e094      	b.n	80021ea <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c0:	4b51      	ldr	r3, [pc, #324]	; (8002208 <HAL_GPIO_Init+0x2bc>)
 80020c2:	699a      	ldr	r2, [r3, #24]
 80020c4:	4b50      	ldr	r3, [pc, #320]	; (8002208 <HAL_GPIO_Init+0x2bc>)
 80020c6:	2101      	movs	r1, #1
 80020c8:	430a      	orrs	r2, r1
 80020ca:	619a      	str	r2, [r3, #24]
 80020cc:	4b4e      	ldr	r3, [pc, #312]	; (8002208 <HAL_GPIO_Init+0x2bc>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	2201      	movs	r2, #1
 80020d2:	4013      	ands	r3, r2
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020d8:	4a4c      	ldr	r2, [pc, #304]	; (800220c <HAL_GPIO_Init+0x2c0>)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	589b      	ldr	r3, [r3, r2]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2203      	movs	r2, #3
 80020ea:	4013      	ands	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	220f      	movs	r2, #15
 80020f0:	409a      	lsls	r2, r3
 80020f2:	0013      	movs	r3, r2
 80020f4:	43da      	mvns	r2, r3
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	4013      	ands	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	2390      	movs	r3, #144	; 0x90
 8002100:	05db      	lsls	r3, r3, #23
 8002102:	429a      	cmp	r2, r3
 8002104:	d00d      	beq.n	8002122 <HAL_GPIO_Init+0x1d6>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a41      	ldr	r2, [pc, #260]	; (8002210 <HAL_GPIO_Init+0x2c4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d007      	beq.n	800211e <HAL_GPIO_Init+0x1d2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a40      	ldr	r2, [pc, #256]	; (8002214 <HAL_GPIO_Init+0x2c8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d101      	bne.n	800211a <HAL_GPIO_Init+0x1ce>
 8002116:	2302      	movs	r3, #2
 8002118:	e004      	b.n	8002124 <HAL_GPIO_Init+0x1d8>
 800211a:	2305      	movs	r3, #5
 800211c:	e002      	b.n	8002124 <HAL_GPIO_Init+0x1d8>
 800211e:	2301      	movs	r3, #1
 8002120:	e000      	b.n	8002124 <HAL_GPIO_Init+0x1d8>
 8002122:	2300      	movs	r3, #0
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	2103      	movs	r1, #3
 8002128:	400a      	ands	r2, r1
 800212a:	0092      	lsls	r2, r2, #2
 800212c:	4093      	lsls	r3, r2
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002134:	4935      	ldr	r1, [pc, #212]	; (800220c <HAL_GPIO_Init+0x2c0>)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	089b      	lsrs	r3, r3, #2
 800213a:	3302      	adds	r3, #2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002142:	4b35      	ldr	r3, [pc, #212]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	43da      	mvns	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4013      	ands	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	2380      	movs	r3, #128	; 0x80
 8002158:	025b      	lsls	r3, r3, #9
 800215a:	4013      	ands	r3, r2
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002166:	4b2c      	ldr	r3, [pc, #176]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800216c:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	43da      	mvns	r2, r3
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	029b      	lsls	r3, r3, #10
 8002184:	4013      	ands	r3, r2
 8002186:	d003      	beq.n	8002190 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002190:	4b21      	ldr	r3, [pc, #132]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002196:	4b20      	ldr	r3, [pc, #128]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43da      	mvns	r2, r3
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	2380      	movs	r3, #128	; 0x80
 80021ac:	035b      	lsls	r3, r3, #13
 80021ae:	4013      	ands	r3, r2
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80021ba:	4b17      	ldr	r3, [pc, #92]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80021c0:	4b15      	ldr	r3, [pc, #84]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	43da      	mvns	r2, r3
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4013      	ands	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	039b      	lsls	r3, r3, #14
 80021d8:	4013      	ands	r3, r2
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_GPIO_Init+0x2cc>)
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	3301      	adds	r3, #1
 80021ee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	40da      	lsrs	r2, r3
 80021f8:	1e13      	subs	r3, r2, #0
 80021fa:	d000      	beq.n	80021fe <HAL_GPIO_Init+0x2b2>
 80021fc:	e6ae      	b.n	8001f5c <HAL_GPIO_Init+0x10>
  } 
}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	46bd      	mov	sp, r7
 8002202:	b006      	add	sp, #24
 8002204:	bd80      	pop	{r7, pc}
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	40021000 	.word	0x40021000
 800220c:	40010000 	.word	0x40010000
 8002210:	48000400 	.word	0x48000400
 8002214:	48000800 	.word	0x48000800
 8002218:	40010400 	.word	0x40010400

0800221c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d102      	bne.n	8002230 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	f000 fb76 	bl	800291c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2201      	movs	r2, #1
 8002236:	4013      	ands	r3, r2
 8002238:	d100      	bne.n	800223c <HAL_RCC_OscConfig+0x20>
 800223a:	e08e      	b.n	800235a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800223c:	4bc5      	ldr	r3, [pc, #788]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	220c      	movs	r2, #12
 8002242:	4013      	ands	r3, r2
 8002244:	2b04      	cmp	r3, #4
 8002246:	d00e      	beq.n	8002266 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002248:	4bc2      	ldr	r3, [pc, #776]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	220c      	movs	r2, #12
 800224e:	4013      	ands	r3, r2
 8002250:	2b08      	cmp	r3, #8
 8002252:	d117      	bne.n	8002284 <HAL_RCC_OscConfig+0x68>
 8002254:	4bbf      	ldr	r3, [pc, #764]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	23c0      	movs	r3, #192	; 0xc0
 800225a:	025b      	lsls	r3, r3, #9
 800225c:	401a      	ands	r2, r3
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	025b      	lsls	r3, r3, #9
 8002262:	429a      	cmp	r2, r3
 8002264:	d10e      	bne.n	8002284 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002266:	4bbb      	ldr	r3, [pc, #748]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	2380      	movs	r3, #128	; 0x80
 800226c:	029b      	lsls	r3, r3, #10
 800226e:	4013      	ands	r3, r2
 8002270:	d100      	bne.n	8002274 <HAL_RCC_OscConfig+0x58>
 8002272:	e071      	b.n	8002358 <HAL_RCC_OscConfig+0x13c>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d000      	beq.n	800227e <HAL_RCC_OscConfig+0x62>
 800227c:	e06c      	b.n	8002358 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	f000 fb4c 	bl	800291c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d107      	bne.n	800229c <HAL_RCC_OscConfig+0x80>
 800228c:	4bb1      	ldr	r3, [pc, #708]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4bb0      	ldr	r3, [pc, #704]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002292:	2180      	movs	r1, #128	; 0x80
 8002294:	0249      	lsls	r1, r1, #9
 8002296:	430a      	orrs	r2, r1
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	e02f      	b.n	80022fc <HAL_RCC_OscConfig+0xe0>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10c      	bne.n	80022be <HAL_RCC_OscConfig+0xa2>
 80022a4:	4bab      	ldr	r3, [pc, #684]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4baa      	ldr	r3, [pc, #680]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022aa:	49ab      	ldr	r1, [pc, #684]	; (8002558 <HAL_RCC_OscConfig+0x33c>)
 80022ac:	400a      	ands	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	4ba8      	ldr	r3, [pc, #672]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4ba7      	ldr	r3, [pc, #668]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022b6:	49a9      	ldr	r1, [pc, #676]	; (800255c <HAL_RCC_OscConfig+0x340>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	e01e      	b.n	80022fc <HAL_RCC_OscConfig+0xe0>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d10e      	bne.n	80022e4 <HAL_RCC_OscConfig+0xc8>
 80022c6:	4ba3      	ldr	r3, [pc, #652]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	4ba2      	ldr	r3, [pc, #648]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022cc:	2180      	movs	r1, #128	; 0x80
 80022ce:	02c9      	lsls	r1, r1, #11
 80022d0:	430a      	orrs	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	4b9f      	ldr	r3, [pc, #636]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b9e      	ldr	r3, [pc, #632]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022da:	2180      	movs	r1, #128	; 0x80
 80022dc:	0249      	lsls	r1, r1, #9
 80022de:	430a      	orrs	r2, r1
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	e00b      	b.n	80022fc <HAL_RCC_OscConfig+0xe0>
 80022e4:	4b9b      	ldr	r3, [pc, #620]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b9a      	ldr	r3, [pc, #616]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022ea:	499b      	ldr	r1, [pc, #620]	; (8002558 <HAL_RCC_OscConfig+0x33c>)
 80022ec:	400a      	ands	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	4b98      	ldr	r3, [pc, #608]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	4b97      	ldr	r3, [pc, #604]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80022f6:	4999      	ldr	r1, [pc, #612]	; (800255c <HAL_RCC_OscConfig+0x340>)
 80022f8:	400a      	ands	r2, r1
 80022fa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d014      	beq.n	800232e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7fe fd1c 	bl	8000d40 <HAL_GetTick>
 8002308:	0003      	movs	r3, r0
 800230a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800230e:	f7fe fd17 	bl	8000d40 <HAL_GetTick>
 8002312:	0002      	movs	r2, r0
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b64      	cmp	r3, #100	; 0x64
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e2fd      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002320:	4b8c      	ldr	r3, [pc, #560]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	2380      	movs	r3, #128	; 0x80
 8002326:	029b      	lsls	r3, r3, #10
 8002328:	4013      	ands	r3, r2
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0xf2>
 800232c:	e015      	b.n	800235a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232e:	f7fe fd07 	bl	8000d40 <HAL_GetTick>
 8002332:	0003      	movs	r3, r0
 8002334:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002338:	f7fe fd02 	bl	8000d40 <HAL_GetTick>
 800233c:	0002      	movs	r2, r0
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b64      	cmp	r3, #100	; 0x64
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e2e8      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234a:	4b82      	ldr	r3, [pc, #520]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	029b      	lsls	r3, r3, #10
 8002352:	4013      	ands	r3, r2
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x11c>
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002358:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2202      	movs	r2, #2
 8002360:	4013      	ands	r3, r2
 8002362:	d100      	bne.n	8002366 <HAL_RCC_OscConfig+0x14a>
 8002364:	e06c      	b.n	8002440 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002366:	4b7b      	ldr	r3, [pc, #492]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	220c      	movs	r2, #12
 800236c:	4013      	ands	r3, r2
 800236e:	d00e      	beq.n	800238e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002370:	4b78      	ldr	r3, [pc, #480]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	220c      	movs	r2, #12
 8002376:	4013      	ands	r3, r2
 8002378:	2b08      	cmp	r3, #8
 800237a:	d11f      	bne.n	80023bc <HAL_RCC_OscConfig+0x1a0>
 800237c:	4b75      	ldr	r3, [pc, #468]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	23c0      	movs	r3, #192	; 0xc0
 8002382:	025b      	lsls	r3, r3, #9
 8002384:	401a      	ands	r2, r3
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	429a      	cmp	r2, r3
 800238c:	d116      	bne.n	80023bc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	4b71      	ldr	r3, [pc, #452]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2202      	movs	r2, #2
 8002394:	4013      	ands	r3, r2
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_OscConfig+0x188>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e2bb      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a4:	4b6b      	ldr	r3, [pc, #428]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	22f8      	movs	r2, #248	; 0xf8
 80023aa:	4393      	bics	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	00da      	lsls	r2, r3, #3
 80023b4:	4b67      	ldr	r3, [pc, #412]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023b6:	430a      	orrs	r2, r1
 80023b8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ba:	e041      	b.n	8002440 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d024      	beq.n	800240e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023c4:	4b63      	ldr	r3, [pc, #396]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4b62      	ldr	r3, [pc, #392]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023ca:	2101      	movs	r1, #1
 80023cc:	430a      	orrs	r2, r1
 80023ce:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d0:	f7fe fcb6 	bl	8000d40 <HAL_GetTick>
 80023d4:	0003      	movs	r3, r0
 80023d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023da:	f7fe fcb1 	bl	8000d40 <HAL_GetTick>
 80023de:	0002      	movs	r2, r0
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e297      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ec:	4b59      	ldr	r3, [pc, #356]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2202      	movs	r2, #2
 80023f2:	4013      	ands	r3, r2
 80023f4:	d0f1      	beq.n	80023da <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f6:	4b57      	ldr	r3, [pc, #348]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	22f8      	movs	r2, #248	; 0xf8
 80023fc:	4393      	bics	r3, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	00da      	lsls	r2, r3, #3
 8002406:	4b53      	ldr	r3, [pc, #332]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	e018      	b.n	8002440 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800240e:	4b51      	ldr	r3, [pc, #324]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4b50      	ldr	r3, [pc, #320]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002414:	2101      	movs	r1, #1
 8002416:	438a      	bics	r2, r1
 8002418:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241a:	f7fe fc91 	bl	8000d40 <HAL_GetTick>
 800241e:	0003      	movs	r3, r0
 8002420:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002424:	f7fe fc8c 	bl	8000d40 <HAL_GetTick>
 8002428:	0002      	movs	r2, r0
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e272      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002436:	4b47      	ldr	r3, [pc, #284]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2202      	movs	r2, #2
 800243c:	4013      	ands	r3, r2
 800243e:	d1f1      	bne.n	8002424 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2208      	movs	r2, #8
 8002446:	4013      	ands	r3, r2
 8002448:	d036      	beq.n	80024b8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d019      	beq.n	8002486 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002452:	4b40      	ldr	r3, [pc, #256]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002454:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002456:	4b3f      	ldr	r3, [pc, #252]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002458:	2101      	movs	r1, #1
 800245a:	430a      	orrs	r2, r1
 800245c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245e:	f7fe fc6f 	bl	8000d40 <HAL_GetTick>
 8002462:	0003      	movs	r3, r0
 8002464:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002468:	f7fe fc6a 	bl	8000d40 <HAL_GetTick>
 800246c:	0002      	movs	r2, r0
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e250      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800247a:	4b36      	ldr	r3, [pc, #216]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	2202      	movs	r2, #2
 8002480:	4013      	ands	r3, r2
 8002482:	d0f1      	beq.n	8002468 <HAL_RCC_OscConfig+0x24c>
 8002484:	e018      	b.n	80024b8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002486:	4b33      	ldr	r3, [pc, #204]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002488:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800248a:	4b32      	ldr	r3, [pc, #200]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800248c:	2101      	movs	r1, #1
 800248e:	438a      	bics	r2, r1
 8002490:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002492:	f7fe fc55 	bl	8000d40 <HAL_GetTick>
 8002496:	0003      	movs	r3, r0
 8002498:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800249c:	f7fe fc50 	bl	8000d40 <HAL_GetTick>
 80024a0:	0002      	movs	r2, r0
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e236      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ae:	4b29      	ldr	r3, [pc, #164]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	2202      	movs	r2, #2
 80024b4:	4013      	ands	r3, r2
 80024b6:	d1f1      	bne.n	800249c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2204      	movs	r2, #4
 80024be:	4013      	ands	r3, r2
 80024c0:	d100      	bne.n	80024c4 <HAL_RCC_OscConfig+0x2a8>
 80024c2:	e0b5      	b.n	8002630 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024c4:	231f      	movs	r3, #31
 80024c6:	18fb      	adds	r3, r7, r3
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024cc:	4b21      	ldr	r3, [pc, #132]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80024ce:	69da      	ldr	r2, [r3, #28]
 80024d0:	2380      	movs	r3, #128	; 0x80
 80024d2:	055b      	lsls	r3, r3, #21
 80024d4:	4013      	ands	r3, r2
 80024d6:	d111      	bne.n	80024fc <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d8:	4b1e      	ldr	r3, [pc, #120]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80024da:	69da      	ldr	r2, [r3, #28]
 80024dc:	4b1d      	ldr	r3, [pc, #116]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80024de:	2180      	movs	r1, #128	; 0x80
 80024e0:	0549      	lsls	r1, r1, #21
 80024e2:	430a      	orrs	r2, r1
 80024e4:	61da      	str	r2, [r3, #28]
 80024e6:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 80024e8:	69da      	ldr	r2, [r3, #28]
 80024ea:	2380      	movs	r3, #128	; 0x80
 80024ec:	055b      	lsls	r3, r3, #21
 80024ee:	4013      	ands	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024f4:	231f      	movs	r3, #31
 80024f6:	18fb      	adds	r3, r7, r3
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024fc:	4b18      	ldr	r3, [pc, #96]	; (8002560 <HAL_RCC_OscConfig+0x344>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4013      	ands	r3, r2
 8002506:	d11a      	bne.n	800253e <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002508:	4b15      	ldr	r3, [pc, #84]	; (8002560 <HAL_RCC_OscConfig+0x344>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b14      	ldr	r3, [pc, #80]	; (8002560 <HAL_RCC_OscConfig+0x344>)
 800250e:	2180      	movs	r1, #128	; 0x80
 8002510:	0049      	lsls	r1, r1, #1
 8002512:	430a      	orrs	r2, r1
 8002514:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002516:	f7fe fc13 	bl	8000d40 <HAL_GetTick>
 800251a:	0003      	movs	r3, r0
 800251c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002520:	f7fe fc0e 	bl	8000d40 <HAL_GetTick>
 8002524:	0002      	movs	r2, r0
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	; 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e1f4      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b0b      	ldr	r3, [pc, #44]	; (8002560 <HAL_RCC_OscConfig+0x344>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	2380      	movs	r3, #128	; 0x80
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	4013      	ands	r3, r2
 800253c:	d0f0      	beq.n	8002520 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d10e      	bne.n	8002564 <HAL_RCC_OscConfig+0x348>
 8002546:	4b03      	ldr	r3, [pc, #12]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 8002548:	6a1a      	ldr	r2, [r3, #32]
 800254a:	4b02      	ldr	r3, [pc, #8]	; (8002554 <HAL_RCC_OscConfig+0x338>)
 800254c:	2101      	movs	r1, #1
 800254e:	430a      	orrs	r2, r1
 8002550:	621a      	str	r2, [r3, #32]
 8002552:	e035      	b.n	80025c0 <HAL_RCC_OscConfig+0x3a4>
 8002554:	40021000 	.word	0x40021000
 8002558:	fffeffff 	.word	0xfffeffff
 800255c:	fffbffff 	.word	0xfffbffff
 8002560:	40007000 	.word	0x40007000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10c      	bne.n	8002586 <HAL_RCC_OscConfig+0x36a>
 800256c:	4bca      	ldr	r3, [pc, #808]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800256e:	6a1a      	ldr	r2, [r3, #32]
 8002570:	4bc9      	ldr	r3, [pc, #804]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002572:	2101      	movs	r1, #1
 8002574:	438a      	bics	r2, r1
 8002576:	621a      	str	r2, [r3, #32]
 8002578:	4bc7      	ldr	r3, [pc, #796]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800257a:	6a1a      	ldr	r2, [r3, #32]
 800257c:	4bc6      	ldr	r3, [pc, #792]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800257e:	2104      	movs	r1, #4
 8002580:	438a      	bics	r2, r1
 8002582:	621a      	str	r2, [r3, #32]
 8002584:	e01c      	b.n	80025c0 <HAL_RCC_OscConfig+0x3a4>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	2b05      	cmp	r3, #5
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x38c>
 800258e:	4bc2      	ldr	r3, [pc, #776]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002590:	6a1a      	ldr	r2, [r3, #32]
 8002592:	4bc1      	ldr	r3, [pc, #772]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002594:	2104      	movs	r1, #4
 8002596:	430a      	orrs	r2, r1
 8002598:	621a      	str	r2, [r3, #32]
 800259a:	4bbf      	ldr	r3, [pc, #764]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800259c:	6a1a      	ldr	r2, [r3, #32]
 800259e:	4bbe      	ldr	r3, [pc, #760]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025a0:	2101      	movs	r1, #1
 80025a2:	430a      	orrs	r2, r1
 80025a4:	621a      	str	r2, [r3, #32]
 80025a6:	e00b      	b.n	80025c0 <HAL_RCC_OscConfig+0x3a4>
 80025a8:	4bbb      	ldr	r3, [pc, #748]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025aa:	6a1a      	ldr	r2, [r3, #32]
 80025ac:	4bba      	ldr	r3, [pc, #744]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025ae:	2101      	movs	r1, #1
 80025b0:	438a      	bics	r2, r1
 80025b2:	621a      	str	r2, [r3, #32]
 80025b4:	4bb8      	ldr	r3, [pc, #736]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025b6:	6a1a      	ldr	r2, [r3, #32]
 80025b8:	4bb7      	ldr	r3, [pc, #732]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025ba:	2104      	movs	r1, #4
 80025bc:	438a      	bics	r2, r1
 80025be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d014      	beq.n	80025f2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c8:	f7fe fbba 	bl	8000d40 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d0:	e009      	b.n	80025e6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025d2:	f7fe fbb5 	bl	8000d40 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	4aaf      	ldr	r2, [pc, #700]	; (800289c <HAL_RCC_OscConfig+0x680>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e19a      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e6:	4bac      	ldr	r3, [pc, #688]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	2202      	movs	r2, #2
 80025ec:	4013      	ands	r3, r2
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0x3b6>
 80025f0:	e013      	b.n	800261a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f2:	f7fe fba5 	bl	8000d40 <HAL_GetTick>
 80025f6:	0003      	movs	r3, r0
 80025f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025fa:	e009      	b.n	8002610 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025fc:	f7fe fba0 	bl	8000d40 <HAL_GetTick>
 8002600:	0002      	movs	r2, r0
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	4aa5      	ldr	r2, [pc, #660]	; (800289c <HAL_RCC_OscConfig+0x680>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e185      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002610:	4ba1      	ldr	r3, [pc, #644]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	2202      	movs	r2, #2
 8002616:	4013      	ands	r3, r2
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800261a:	231f      	movs	r3, #31
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d105      	bne.n	8002630 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002624:	4b9c      	ldr	r3, [pc, #624]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002626:	69da      	ldr	r2, [r3, #28]
 8002628:	4b9b      	ldr	r3, [pc, #620]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800262a:	499d      	ldr	r1, [pc, #628]	; (80028a0 <HAL_RCC_OscConfig+0x684>)
 800262c:	400a      	ands	r2, r1
 800262e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2210      	movs	r2, #16
 8002636:	4013      	ands	r3, r2
 8002638:	d063      	beq.n	8002702 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d12a      	bne.n	8002698 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002642:	4b95      	ldr	r3, [pc, #596]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002646:	4b94      	ldr	r3, [pc, #592]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002648:	2104      	movs	r1, #4
 800264a:	430a      	orrs	r2, r1
 800264c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800264e:	4b92      	ldr	r3, [pc, #584]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002652:	4b91      	ldr	r3, [pc, #580]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002654:	2101      	movs	r1, #1
 8002656:	430a      	orrs	r2, r1
 8002658:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800265a:	f7fe fb71 	bl	8000d40 <HAL_GetTick>
 800265e:	0003      	movs	r3, r0
 8002660:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002664:	f7fe fb6c 	bl	8000d40 <HAL_GetTick>
 8002668:	0002      	movs	r2, r0
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e152      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002676:	4b88      	ldr	r3, [pc, #544]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800267a:	2202      	movs	r2, #2
 800267c:	4013      	ands	r3, r2
 800267e:	d0f1      	beq.n	8002664 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002680:	4b85      	ldr	r3, [pc, #532]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002684:	22f8      	movs	r2, #248	; 0xf8
 8002686:	4393      	bics	r3, r2
 8002688:	0019      	movs	r1, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	00da      	lsls	r2, r3, #3
 8002690:	4b81      	ldr	r3, [pc, #516]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002692:	430a      	orrs	r2, r1
 8002694:	635a      	str	r2, [r3, #52]	; 0x34
 8002696:	e034      	b.n	8002702 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	3305      	adds	r3, #5
 800269e:	d111      	bne.n	80026c4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80026a0:	4b7d      	ldr	r3, [pc, #500]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026a4:	4b7c      	ldr	r3, [pc, #496]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026a6:	2104      	movs	r1, #4
 80026a8:	438a      	bics	r2, r1
 80026aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80026ac:	4b7a      	ldr	r3, [pc, #488]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026b0:	22f8      	movs	r2, #248	; 0xf8
 80026b2:	4393      	bics	r3, r2
 80026b4:	0019      	movs	r1, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	00da      	lsls	r2, r3, #3
 80026bc:	4b76      	ldr	r3, [pc, #472]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026be:	430a      	orrs	r2, r1
 80026c0:	635a      	str	r2, [r3, #52]	; 0x34
 80026c2:	e01e      	b.n	8002702 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80026c4:	4b74      	ldr	r3, [pc, #464]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026c8:	4b73      	ldr	r3, [pc, #460]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026ca:	2104      	movs	r1, #4
 80026cc:	430a      	orrs	r2, r1
 80026ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80026d0:	4b71      	ldr	r3, [pc, #452]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d4:	4b70      	ldr	r3, [pc, #448]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026d6:	2101      	movs	r1, #1
 80026d8:	438a      	bics	r2, r1
 80026da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026dc:	f7fe fb30 	bl	8000d40 <HAL_GetTick>
 80026e0:	0003      	movs	r3, r0
 80026e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80026e4:	e008      	b.n	80026f8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80026e6:	f7fe fb2b 	bl	8000d40 <HAL_GetTick>
 80026ea:	0002      	movs	r2, r0
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e111      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80026f8:	4b67      	ldr	r3, [pc, #412]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80026fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026fc:	2202      	movs	r2, #2
 80026fe:	4013      	ands	r3, r2
 8002700:	d1f1      	bne.n	80026e6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2220      	movs	r2, #32
 8002708:	4013      	ands	r3, r2
 800270a:	d05c      	beq.n	80027c6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800270c:	4b62      	ldr	r3, [pc, #392]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	220c      	movs	r2, #12
 8002712:	4013      	ands	r3, r2
 8002714:	2b0c      	cmp	r3, #12
 8002716:	d00e      	beq.n	8002736 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002718:	4b5f      	ldr	r3, [pc, #380]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	220c      	movs	r2, #12
 800271e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002720:	2b08      	cmp	r3, #8
 8002722:	d114      	bne.n	800274e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002724:	4b5c      	ldr	r3, [pc, #368]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	23c0      	movs	r3, #192	; 0xc0
 800272a:	025b      	lsls	r3, r3, #9
 800272c:	401a      	ands	r2, r3
 800272e:	23c0      	movs	r3, #192	; 0xc0
 8002730:	025b      	lsls	r3, r3, #9
 8002732:	429a      	cmp	r2, r3
 8002734:	d10b      	bne.n	800274e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002736:	4b58      	ldr	r3, [pc, #352]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002738:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	025b      	lsls	r3, r3, #9
 800273e:	4013      	ands	r3, r2
 8002740:	d040      	beq.n	80027c4 <HAL_RCC_OscConfig+0x5a8>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d03c      	beq.n	80027c4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e0e6      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d01b      	beq.n	800278e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002756:	4b50      	ldr	r3, [pc, #320]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002758:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800275a:	4b4f      	ldr	r3, [pc, #316]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800275c:	2180      	movs	r1, #128	; 0x80
 800275e:	0249      	lsls	r1, r1, #9
 8002760:	430a      	orrs	r2, r1
 8002762:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002764:	f7fe faec 	bl	8000d40 <HAL_GetTick>
 8002768:	0003      	movs	r3, r0
 800276a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800276e:	f7fe fae7 	bl	8000d40 <HAL_GetTick>
 8002772:	0002      	movs	r2, r0
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0cd      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002780:	4b45      	ldr	r3, [pc, #276]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002782:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	025b      	lsls	r3, r3, #9
 8002788:	4013      	ands	r3, r2
 800278a:	d0f0      	beq.n	800276e <HAL_RCC_OscConfig+0x552>
 800278c:	e01b      	b.n	80027c6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800278e:	4b42      	ldr	r3, [pc, #264]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002792:	4b41      	ldr	r3, [pc, #260]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002794:	4943      	ldr	r1, [pc, #268]	; (80028a4 <HAL_RCC_OscConfig+0x688>)
 8002796:	400a      	ands	r2, r1
 8002798:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279a:	f7fe fad1 	bl	8000d40 <HAL_GetTick>
 800279e:	0003      	movs	r3, r0
 80027a0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027a4:	f7fe facc 	bl	8000d40 <HAL_GetTick>
 80027a8:	0002      	movs	r2, r0
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e0b2      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80027b6:	4b38      	ldr	r3, [pc, #224]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80027b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	025b      	lsls	r3, r3, #9
 80027be:	4013      	ands	r3, r2
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x588>
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80027c4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d100      	bne.n	80027d0 <HAL_RCC_OscConfig+0x5b4>
 80027ce:	e0a4      	b.n	800291a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027d0:	4b31      	ldr	r3, [pc, #196]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	220c      	movs	r2, #12
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d100      	bne.n	80027de <HAL_RCC_OscConfig+0x5c2>
 80027dc:	e078      	b.n	80028d0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d14c      	bne.n	8002880 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e6:	4b2c      	ldr	r3, [pc, #176]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	4b2b      	ldr	r3, [pc, #172]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 80027ec:	492e      	ldr	r1, [pc, #184]	; (80028a8 <HAL_RCC_OscConfig+0x68c>)
 80027ee:	400a      	ands	r2, r1
 80027f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f2:	f7fe faa5 	bl	8000d40 <HAL_GetTick>
 80027f6:	0003      	movs	r3, r0
 80027f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fe faa0 	bl	8000d40 <HAL_GetTick>
 8002800:	0002      	movs	r2, r0
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e086      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800280e:	4b22      	ldr	r3, [pc, #136]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	049b      	lsls	r3, r3, #18
 8002816:	4013      	ands	r3, r2
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	220f      	movs	r2, #15
 8002820:	4393      	bics	r3, r2
 8002822:	0019      	movs	r1, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002828:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800282a:	430a      	orrs	r2, r1
 800282c:	62da      	str	r2, [r3, #44]	; 0x2c
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a1e      	ldr	r2, [pc, #120]	; (80028ac <HAL_RCC_OscConfig+0x690>)
 8002834:	4013      	ands	r3, r2
 8002836:	0019      	movs	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002840:	431a      	orrs	r2, r3
 8002842:	4b15      	ldr	r3, [pc, #84]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002844:	430a      	orrs	r2, r1
 8002846:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002848:	4b13      	ldr	r3, [pc, #76]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	0449      	lsls	r1, r1, #17
 8002852:	430a      	orrs	r2, r1
 8002854:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002856:	f7fe fa73 	bl	8000d40 <HAL_GetTick>
 800285a:	0003      	movs	r3, r0
 800285c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002860:	f7fe fa6e 	bl	8000d40 <HAL_GetTick>
 8002864:	0002      	movs	r2, r0
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e054      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002872:	4b09      	ldr	r3, [pc, #36]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	049b      	lsls	r3, r3, #18
 800287a:	4013      	ands	r3, r2
 800287c:	d0f0      	beq.n	8002860 <HAL_RCC_OscConfig+0x644>
 800287e:	e04c      	b.n	800291a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002880:	4b05      	ldr	r3, [pc, #20]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <HAL_RCC_OscConfig+0x67c>)
 8002886:	4908      	ldr	r1, [pc, #32]	; (80028a8 <HAL_RCC_OscConfig+0x68c>)
 8002888:	400a      	ands	r2, r1
 800288a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7fe fa58 	bl	8000d40 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002894:	e015      	b.n	80028c2 <HAL_RCC_OscConfig+0x6a6>
 8002896:	46c0      	nop			; (mov r8, r8)
 8002898:	40021000 	.word	0x40021000
 800289c:	00001388 	.word	0x00001388
 80028a0:	efffffff 	.word	0xefffffff
 80028a4:	fffeffff 	.word	0xfffeffff
 80028a8:	feffffff 	.word	0xfeffffff
 80028ac:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b0:	f7fe fa46 	bl	8000d40 <HAL_GetTick>
 80028b4:	0002      	movs	r2, r0
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e02c      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028c2:	4b18      	ldr	r3, [pc, #96]	; (8002924 <HAL_RCC_OscConfig+0x708>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	049b      	lsls	r3, r3, #18
 80028ca:	4013      	ands	r3, r2
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x694>
 80028ce:	e024      	b.n	800291a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e01f      	b.n	800291c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80028dc:	4b11      	ldr	r3, [pc, #68]	; (8002924 <HAL_RCC_OscConfig+0x708>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80028e2:	4b10      	ldr	r3, [pc, #64]	; (8002924 <HAL_RCC_OscConfig+0x708>)
 80028e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	23c0      	movs	r3, #192	; 0xc0
 80028ec:	025b      	lsls	r3, r3, #9
 80028ee:	401a      	ands	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d10e      	bne.n	8002916 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	220f      	movs	r2, #15
 80028fc:	401a      	ands	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002902:	429a      	cmp	r2, r3
 8002904:	d107      	bne.n	8002916 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002906:	697a      	ldr	r2, [r7, #20]
 8002908:	23f0      	movs	r3, #240	; 0xf0
 800290a:	039b      	lsls	r3, r3, #14
 800290c:	401a      	ands	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002912:	429a      	cmp	r2, r3
 8002914:	d001      	beq.n	800291a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	b008      	add	sp, #32
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000

08002928 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e0bf      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800293c:	4b61      	ldr	r3, [pc, #388]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2201      	movs	r2, #1
 8002942:	4013      	ands	r3, r2
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d911      	bls.n	800296e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294a:	4b5e      	ldr	r3, [pc, #376]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2201      	movs	r2, #1
 8002950:	4393      	bics	r3, r2
 8002952:	0019      	movs	r1, r3
 8002954:	4b5b      	ldr	r3, [pc, #364]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800295c:	4b59      	ldr	r3, [pc, #356]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2201      	movs	r2, #1
 8002962:	4013      	ands	r3, r2
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d001      	beq.n	800296e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e0a6      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2202      	movs	r2, #2
 8002974:	4013      	ands	r3, r2
 8002976:	d015      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2204      	movs	r2, #4
 800297e:	4013      	ands	r3, r2
 8002980:	d006      	beq.n	8002990 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002982:	4b51      	ldr	r3, [pc, #324]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	4b50      	ldr	r3, [pc, #320]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002988:	21e0      	movs	r1, #224	; 0xe0
 800298a:	00c9      	lsls	r1, r1, #3
 800298c:	430a      	orrs	r2, r1
 800298e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002990:	4b4d      	ldr	r3, [pc, #308]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	22f0      	movs	r2, #240	; 0xf0
 8002996:	4393      	bics	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	4b4a      	ldr	r3, [pc, #296]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 80029a0:	430a      	orrs	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2201      	movs	r2, #1
 80029aa:	4013      	ands	r3, r2
 80029ac:	d04c      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d107      	bne.n	80029c6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b6:	4b44      	ldr	r3, [pc, #272]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	2380      	movs	r3, #128	; 0x80
 80029bc:	029b      	lsls	r3, r3, #10
 80029be:	4013      	ands	r3, r2
 80029c0:	d120      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e07a      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d107      	bne.n	80029de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ce:	4b3e      	ldr	r3, [pc, #248]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	2380      	movs	r3, #128	; 0x80
 80029d4:	049b      	lsls	r3, r3, #18
 80029d6:	4013      	ands	r3, r2
 80029d8:	d114      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e06e      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d107      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029e6:	4b38      	ldr	r3, [pc, #224]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 80029e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	025b      	lsls	r3, r3, #9
 80029ee:	4013      	ands	r3, r2
 80029f0:	d108      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e062      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f6:	4b34      	ldr	r3, [pc, #208]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2202      	movs	r2, #2
 80029fc:	4013      	ands	r3, r2
 80029fe:	d101      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e05b      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a04:	4b30      	ldr	r3, [pc, #192]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2203      	movs	r2, #3
 8002a0a:	4393      	bics	r3, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	4b2d      	ldr	r3, [pc, #180]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002a14:	430a      	orrs	r2, r1
 8002a16:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a18:	f7fe f992 	bl	8000d40 <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a20:	e009      	b.n	8002a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a22:	f7fe f98d 	bl	8000d40 <HAL_GetTick>
 8002a26:	0002      	movs	r2, r0
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	4a27      	ldr	r2, [pc, #156]	; (8002acc <HAL_RCC_ClockConfig+0x1a4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e042      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a36:	4b24      	ldr	r3, [pc, #144]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	220c      	movs	r2, #12
 8002a3c:	401a      	ands	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d1ec      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a48:	4b1e      	ldr	r3, [pc, #120]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	4013      	ands	r3, r2
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d211      	bcs.n	8002a7a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a56:	4b1b      	ldr	r3, [pc, #108]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	4393      	bics	r3, r2
 8002a5e:	0019      	movs	r1, r3
 8002a60:	4b18      	ldr	r3, [pc, #96]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a68:	4b16      	ldr	r3, [pc, #88]	; (8002ac4 <HAL_RCC_ClockConfig+0x19c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	4013      	ands	r3, r2
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d001      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e020      	b.n	8002abc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2204      	movs	r2, #4
 8002a80:	4013      	ands	r3, r2
 8002a82:	d009      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a84:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	4a11      	ldr	r2, [pc, #68]	; (8002ad0 <HAL_RCC_ClockConfig+0x1a8>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	0019      	movs	r1, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002a94:	430a      	orrs	r2, r1
 8002a96:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a98:	f000 f820 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8002a9c:	0001      	movs	r1, r0
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <HAL_RCC_ClockConfig+0x1a0>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	220f      	movs	r2, #15
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	4a0a      	ldr	r2, [pc, #40]	; (8002ad4 <HAL_RCC_ClockConfig+0x1ac>)
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	000a      	movs	r2, r1
 8002aae:	40da      	lsrs	r2, r3
 8002ab0:	4b09      	ldr	r3, [pc, #36]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b0>)
 8002ab2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7fe f8fd 	bl	8000cb4 <HAL_InitTick>
  
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	0018      	movs	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b004      	add	sp, #16
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40022000 	.word	0x40022000
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	00001388 	.word	0x00001388
 8002ad0:	fffff8ff 	.word	0xfffff8ff
 8002ad4:	08003cf0 	.word	0x08003cf0
 8002ad8:	20000000 	.word	0x20000000

08002adc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002adc:	b590      	push	{r4, r7, lr}
 8002ade:	b08f      	sub	sp, #60	; 0x3c
 8002ae0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002ae2:	2314      	movs	r3, #20
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	4a37      	ldr	r2, [pc, #220]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002ae8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002aea:	c313      	stmia	r3!, {r0, r1, r4}
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002af0:	1d3b      	adds	r3, r7, #4
 8002af2:	4a35      	ldr	r2, [pc, #212]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xec>)
 8002af4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002af6:	c313      	stmia	r3!, {r0, r1, r4}
 8002af8:	6812      	ldr	r2, [r2, #0]
 8002afa:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b00:	2300      	movs	r3, #0
 8002b02:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b04:	2300      	movs	r3, #0
 8002b06:	637b      	str	r3, [r7, #52]	; 0x34
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002b10:	4b2e      	ldr	r3, [pc, #184]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xf0>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b18:	220c      	movs	r2, #12
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d006      	beq.n	8002b2e <HAL_RCC_GetSysClockFreq+0x52>
 8002b20:	2b0c      	cmp	r3, #12
 8002b22:	d043      	beq.n	8002bac <HAL_RCC_GetSysClockFreq+0xd0>
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d144      	bne.n	8002bb2 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b28:	4b29      	ldr	r3, [pc, #164]	; (8002bd0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002b2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b2c:	e044      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b30:	0c9b      	lsrs	r3, r3, #18
 8002b32:	220f      	movs	r2, #15
 8002b34:	4013      	ands	r3, r2
 8002b36:	2214      	movs	r2, #20
 8002b38:	18ba      	adds	r2, r7, r2
 8002b3a:	5cd3      	ldrb	r3, [r2, r3]
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002b3e:	4b23      	ldr	r3, [pc, #140]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xf0>)
 8002b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b42:	220f      	movs	r2, #15
 8002b44:	4013      	ands	r3, r2
 8002b46:	1d3a      	adds	r2, r7, #4
 8002b48:	5cd3      	ldrb	r3, [r2, r3]
 8002b4a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002b4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b4e:	23c0      	movs	r3, #192	; 0xc0
 8002b50:	025b      	lsls	r3, r3, #9
 8002b52:	401a      	ands	r2, r3
 8002b54:	2380      	movs	r3, #128	; 0x80
 8002b56:	025b      	lsls	r3, r3, #9
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d109      	bne.n	8002b70 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b5e:	481c      	ldr	r0, [pc, #112]	; (8002bd0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002b60:	f7fd fad2 	bl	8000108 <__udivsi3>
 8002b64:	0003      	movs	r3, r0
 8002b66:	001a      	movs	r2, r3
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	4353      	muls	r3, r2
 8002b6c:	637b      	str	r3, [r7, #52]	; 0x34
 8002b6e:	e01a      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b72:	23c0      	movs	r3, #192	; 0xc0
 8002b74:	025b      	lsls	r3, r3, #9
 8002b76:	401a      	ands	r2, r3
 8002b78:	23c0      	movs	r3, #192	; 0xc0
 8002b7a:	025b      	lsls	r3, r3, #9
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d109      	bne.n	8002b94 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b82:	4814      	ldr	r0, [pc, #80]	; (8002bd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b84:	f7fd fac0 	bl	8000108 <__udivsi3>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	001a      	movs	r2, r3
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	4353      	muls	r3, r2
 8002b90:	637b      	str	r3, [r7, #52]	; 0x34
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b96:	480e      	ldr	r0, [pc, #56]	; (8002bd0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002b98:	f7fd fab6 	bl	8000108 <__udivsi3>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	001a      	movs	r2, r3
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	4353      	muls	r3, r2
 8002ba4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002baa:	e005      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002bac:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002bb0:	e002      	b.n	8002bb8 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bb2:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002bb4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002bb6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002bba:	0018      	movs	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b00f      	add	sp, #60	; 0x3c
 8002bc0:	bd90      	pop	{r4, r7, pc}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	08003cd0 	.word	0x08003cd0
 8002bc8:	08003ce0 	.word	0x08003ce0
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	007a1200 	.word	0x007a1200
 8002bd4:	02dc6c00 	.word	0x02dc6c00

08002bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e01e      	b.n	8002c28 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	223d      	movs	r2, #61	; 0x3d
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d107      	bne.n	8002c06 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	223c      	movs	r2, #60	; 0x3c
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7fd ff13 	bl	8000a2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	223d      	movs	r2, #61	; 0x3d
 8002c0a:	2102      	movs	r1, #2
 8002c0c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3304      	adds	r3, #4
 8002c16:	0019      	movs	r1, r3
 8002c18:	0010      	movs	r0, r2
 8002c1a:	f000 fca5 	bl	8003568 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	223d      	movs	r2, #61	; 0x3d
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	0018      	movs	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b002      	add	sp, #8
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2101      	movs	r1, #1
 8002c44:	430a      	orrs	r2, r1
 8002c46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	2207      	movs	r2, #7
 8002c50:	4013      	ands	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2b06      	cmp	r3, #6
 8002c58:	d007      	beq.n	8002c6a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2101      	movs	r1, #1
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b004      	add	sp, #16
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e01e      	b.n	8002cc4 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	223d      	movs	r2, #61	; 0x3d
 8002c8a:	5c9b      	ldrb	r3, [r3, r2]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d107      	bne.n	8002ca2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	223c      	movs	r2, #60	; 0x3c
 8002c96:	2100      	movs	r1, #0
 8002c98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f000 f815 	bl	8002ccc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	223d      	movs	r2, #61	; 0x3d
 8002ca6:	2102      	movs	r1, #2
 8002ca8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	0010      	movs	r0, r2
 8002cb6:	f000 fc57 	bl	8003568 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	223d      	movs	r2, #61	; 0x3d
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b002      	add	sp, #8
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cd4:	46c0      	nop			; (mov r8, r8)
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	b002      	add	sp, #8
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	001a      	movs	r2, r3
 8002cea:	1cbb      	adds	r3, r7, #2
 8002cec:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	223d      	movs	r2, #61	; 0x3d
 8002cf2:	5c9b      	ldrb	r3, [r3, r2]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d101      	bne.n	8002cfe <HAL_TIM_PWM_Start_DMA+0x22>
  {
    return HAL_BUSY;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	e0e9      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	223d      	movs	r2, #61	; 0x3d
 8002d02:	5c9b      	ldrb	r3, [r3, r2]
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d10c      	bne.n	8002d24 <HAL_TIM_PWM_Start_DMA+0x48>
  {
    if ((pData == NULL) && (Length > 0U))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d105      	bne.n	8002d1c <HAL_TIM_PWM_Start_DMA+0x40>
 8002d10:	1cbb      	adds	r3, r7, #2
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_TIM_PWM_Start_DMA+0x40>
    {
      return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0da      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	223d      	movs	r2, #61	; 0x3d
 8002d20:	2102      	movs	r1, #2
 8002d22:	5499      	strb	r1, [r3, r2]
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d02e      	beq.n	8002d88 <HAL_TIM_PWM_Start_DMA+0xac>
 8002d2a:	d802      	bhi.n	8002d32 <HAL_TIM_PWM_Start_DMA+0x56>
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d006      	beq.n	8002d3e <HAL_TIM_PWM_Start_DMA+0x62>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
      break;
    }

    default:
      break;
 8002d30:	e099      	b.n	8002e66 <HAL_TIM_PWM_Start_DMA+0x18a>
  switch (Channel)
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d04d      	beq.n	8002dd2 <HAL_TIM_PWM_Start_DMA+0xf6>
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d100      	bne.n	8002d3c <HAL_TIM_PWM_Start_DMA+0x60>
 8002d3a:	e06f      	b.n	8002e1c <HAL_TIM_PWM_Start_DMA+0x140>
      break;
 8002d3c:	e093      	b.n	8002e66 <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	4a66      	ldr	r2, [pc, #408]	; (8002edc <HAL_TIM_PWM_Start_DMA+0x200>)
 8002d44:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	4a65      	ldr	r2, [pc, #404]	; (8002ee0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002d4c:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	4a64      	ldr	r2, [pc, #400]	; (8002ee4 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002d54:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	3334      	adds	r3, #52	; 0x34
 8002d62:	001a      	movs	r2, r3
 8002d64:	1cbb      	adds	r3, r7, #2
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	f7fe ffa0 	bl	8001cac <HAL_DMA_Start_IT>
 8002d6c:	1e03      	subs	r3, r0, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_TIM_PWM_Start_DMA+0x98>
        return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e0ae      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2180      	movs	r1, #128	; 0x80
 8002d80:	0089      	lsls	r1, r1, #2
 8002d82:	430a      	orrs	r2, r1
 8002d84:	60da      	str	r2, [r3, #12]
      break;
 8002d86:	e06e      	b.n	8002e66 <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8c:	4a53      	ldr	r2, [pc, #332]	; (8002edc <HAL_TIM_PWM_Start_DMA+0x200>)
 8002d8e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d94:	4a52      	ldr	r2, [pc, #328]	; (8002ee0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002d96:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	4a51      	ldr	r2, [pc, #324]	; (8002ee4 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002d9e:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	3338      	adds	r3, #56	; 0x38
 8002dac:	001a      	movs	r2, r3
 8002dae:	1cbb      	adds	r3, r7, #2
 8002db0:	881b      	ldrh	r3, [r3, #0]
 8002db2:	f7fe ff7b 	bl	8001cac <HAL_DMA_Start_IT>
 8002db6:	1e03      	subs	r3, r0, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_TIM_PWM_Start_DMA+0xe2>
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e089      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2180      	movs	r1, #128	; 0x80
 8002dca:	00c9      	lsls	r1, r1, #3
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	60da      	str	r2, [r3, #12]
      break;
 8002dd0:	e049      	b.n	8002e66 <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd6:	4a41      	ldr	r2, [pc, #260]	; (8002edc <HAL_TIM_PWM_Start_DMA+0x200>)
 8002dd8:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dde:	4a40      	ldr	r2, [pc, #256]	; (8002ee0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002de0:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	4a3f      	ldr	r2, [pc, #252]	; (8002ee4 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002de8:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	333c      	adds	r3, #60	; 0x3c
 8002df6:	001a      	movs	r2, r3
 8002df8:	1cbb      	adds	r3, r7, #2
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	f7fe ff56 	bl	8001cac <HAL_DMA_Start_IT>
 8002e00:	1e03      	subs	r3, r0, #0
 8002e02:	d001      	beq.n	8002e08 <HAL_TIM_PWM_Start_DMA+0x12c>
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e064      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2180      	movs	r1, #128	; 0x80
 8002e14:	0109      	lsls	r1, r1, #4
 8002e16:	430a      	orrs	r2, r1
 8002e18:	60da      	str	r2, [r3, #12]
      break;
 8002e1a:	e024      	b.n	8002e66 <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e20:	4a2e      	ldr	r2, [pc, #184]	; (8002edc <HAL_TIM_PWM_Start_DMA+0x200>)
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e28:	4a2d      	ldr	r2, [pc, #180]	; (8002ee0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002e2a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e30:	4a2c      	ldr	r2, [pc, #176]	; (8002ee4 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002e32:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002e38:	6879      	ldr	r1, [r7, #4]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3340      	adds	r3, #64	; 0x40
 8002e40:	001a      	movs	r2, r3
 8002e42:	1cbb      	adds	r3, r7, #2
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	f7fe ff31 	bl	8001cac <HAL_DMA_Start_IT>
 8002e4a:	1e03      	subs	r3, r0, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_TIM_PWM_Start_DMA+0x176>
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e03f      	b.n	8002ed2 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2180      	movs	r1, #128	; 0x80
 8002e5e:	0149      	lsls	r1, r1, #5
 8002e60:	430a      	orrs	r2, r1
 8002e62:	60da      	str	r2, [r3, #12]
      break;
 8002e64:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f000 fe6a 	bl	8003b48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1b      	ldr	r2, [pc, #108]	; (8002ee8 <HAL_TIM_PWM_Start_DMA+0x20c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d009      	beq.n	8002e92 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1a      	ldr	r2, [pc, #104]	; (8002eec <HAL_TIM_PWM_Start_DMA+0x210>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d004      	beq.n	8002e92 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a18      	ldr	r2, [pc, #96]	; (8002ef0 <HAL_TIM_PWM_Start_DMA+0x214>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d101      	bne.n	8002e96 <HAL_TIM_PWM_Start_DMA+0x1ba>
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <HAL_TIM_PWM_Start_DMA+0x1bc>
 8002e96:	2300      	movs	r3, #0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d008      	beq.n	8002eae <HAL_TIM_PWM_Start_DMA+0x1d2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2180      	movs	r1, #128	; 0x80
 8002ea8:	0209      	lsls	r1, r1, #8
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2207      	movs	r2, #7
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2b06      	cmp	r3, #6
 8002ebe:	d007      	beq.n	8002ed0 <HAL_TIM_PWM_Start_DMA+0x1f4>
  {
    __HAL_TIM_ENABLE(htim);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2101      	movs	r1, #1
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b006      	add	sp, #24
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	08003483 	.word	0x08003483
 8002ee0:	080034f5 	.word	0x080034f5
 8002ee4:	0800345d 	.word	0x0800345d
 8002ee8:	40012c00 	.word	0x40012c00
 8002eec:	40014400 	.word	0x40014400
 8002ef0:	40014800 	.word	0x40014800

08002ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	2202      	movs	r2, #2
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d124      	bne.n	8002f54 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2202      	movs	r2, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d11d      	bne.n	8002f54 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	4252      	negs	r2, r2
 8002f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2201      	movs	r2, #1
 8002f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	2203      	movs	r2, #3
 8002f30:	4013      	ands	r3, r2
 8002f32:	d004      	beq.n	8002f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	0018      	movs	r0, r3
 8002f38:	f000 fa70 	bl	800341c <HAL_TIM_IC_CaptureCallback>
 8002f3c:	e007      	b.n	8002f4e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	0018      	movs	r0, r3
 8002f42:	f000 fa63 	bl	800340c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f7fd fc99 	bl	8000880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	2204      	movs	r2, #4
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d125      	bne.n	8002fae <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2204      	movs	r2, #4
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d11e      	bne.n	8002fae <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2205      	movs	r2, #5
 8002f76:	4252      	negs	r2, r2
 8002f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699a      	ldr	r2, [r3, #24]
 8002f86:	23c0      	movs	r3, #192	; 0xc0
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d004      	beq.n	8002f98 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	0018      	movs	r0, r3
 8002f92:	f000 fa43 	bl	800341c <HAL_TIM_IC_CaptureCallback>
 8002f96:	e007      	b.n	8002fa8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fa36 	bl	800340c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	f7fd fc6c 	bl	8000880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	2208      	movs	r2, #8
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d124      	bne.n	8003006 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	2208      	movs	r2, #8
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d11d      	bne.n	8003006 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2209      	movs	r2, #9
 8002fd0:	4252      	negs	r2, r2
 8002fd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2204      	movs	r2, #4
 8002fd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	2203      	movs	r2, #3
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d004      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 fa17 	bl	800341c <HAL_TIM_IC_CaptureCallback>
 8002fee:	e007      	b.n	8003000 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 fa0a 	bl	800340c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f7fd fc40 	bl	8000880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	2210      	movs	r2, #16
 800300e:	4013      	ands	r3, r2
 8003010:	2b10      	cmp	r3, #16
 8003012:	d125      	bne.n	8003060 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	2210      	movs	r2, #16
 800301c:	4013      	ands	r3, r2
 800301e:	2b10      	cmp	r3, #16
 8003020:	d11e      	bne.n	8003060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2211      	movs	r2, #17
 8003028:	4252      	negs	r2, r2
 800302a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2208      	movs	r2, #8
 8003030:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	69da      	ldr	r2, [r3, #28]
 8003038:	23c0      	movs	r3, #192	; 0xc0
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4013      	ands	r3, r2
 800303e:	d004      	beq.n	800304a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	0018      	movs	r0, r3
 8003044:	f000 f9ea 	bl	800341c <HAL_TIM_IC_CaptureCallback>
 8003048:	e007      	b.n	800305a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f000 f9dd 	bl	800340c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	0018      	movs	r0, r3
 8003056:	f7fd fc13 	bl	8000880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	2201      	movs	r2, #1
 8003068:	4013      	ands	r3, r2
 800306a:	2b01      	cmp	r3, #1
 800306c:	d10f      	bne.n	800308e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	2201      	movs	r2, #1
 8003076:	4013      	ands	r3, r2
 8003078:	2b01      	cmp	r3, #1
 800307a:	d108      	bne.n	800308e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2202      	movs	r2, #2
 8003082:	4252      	negs	r2, r2
 8003084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	0018      	movs	r0, r3
 800308a:	f7fd fc07 	bl	800089c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	2280      	movs	r2, #128	; 0x80
 8003096:	4013      	ands	r3, r2
 8003098:	2b80      	cmp	r3, #128	; 0x80
 800309a:	d10f      	bne.n	80030bc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	2280      	movs	r2, #128	; 0x80
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b80      	cmp	r3, #128	; 0x80
 80030a8:	d108      	bne.n	80030bc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2281      	movs	r2, #129	; 0x81
 80030b0:	4252      	negs	r2, r2
 80030b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	0018      	movs	r0, r3
 80030b8:	f000 fdca 	bl	8003c50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	2240      	movs	r2, #64	; 0x40
 80030c4:	4013      	ands	r3, r2
 80030c6:	2b40      	cmp	r3, #64	; 0x40
 80030c8:	d10f      	bne.n	80030ea <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2240      	movs	r2, #64	; 0x40
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b40      	cmp	r3, #64	; 0x40
 80030d6:	d108      	bne.n	80030ea <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2241      	movs	r2, #65	; 0x41
 80030de:	4252      	negs	r2, r2
 80030e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 f9a9 	bl	800343c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	2220      	movs	r2, #32
 80030f2:	4013      	ands	r3, r2
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d10f      	bne.n	8003118 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	4013      	ands	r3, r2
 8003102:	2b20      	cmp	r3, #32
 8003104:	d108      	bne.n	8003118 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2221      	movs	r2, #33	; 0x21
 800310c:	4252      	negs	r2, r2
 800310e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	0018      	movs	r0, r3
 8003114:	f000 fd94 	bl	8003c40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003118:	46c0      	nop			; (mov r8, r8)
 800311a:	46bd      	mov	sp, r7
 800311c:	b002      	add	sp, #8
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	223c      	movs	r2, #60	; 0x3c
 8003130:	5c9b      	ldrb	r3, [r3, r2]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003136:	2302      	movs	r3, #2
 8003138:	e0a4      	b.n	8003284 <HAL_TIM_PWM_ConfigChannel+0x164>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	223c      	movs	r2, #60	; 0x3c
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	223d      	movs	r2, #61	; 0x3d
 8003146:	2102      	movs	r1, #2
 8003148:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b04      	cmp	r3, #4
 800314e:	d029      	beq.n	80031a4 <HAL_TIM_PWM_ConfigChannel+0x84>
 8003150:	d802      	bhi.n	8003158 <HAL_TIM_PWM_ConfigChannel+0x38>
 8003152:	2b00      	cmp	r3, #0
 8003154:	d005      	beq.n	8003162 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8003156:	e08c      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8003158:	2b08      	cmp	r3, #8
 800315a:	d046      	beq.n	80031ea <HAL_TIM_PWM_ConfigChannel+0xca>
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d065      	beq.n	800322c <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8003160:	e087      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	0011      	movs	r1, r2
 800316a:	0018      	movs	r0, r3
 800316c:	f000 fa72 	bl	8003654 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	699a      	ldr	r2, [r3, #24]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2108      	movs	r1, #8
 800317c:	430a      	orrs	r2, r1
 800317e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699a      	ldr	r2, [r3, #24]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2104      	movs	r1, #4
 800318c:	438a      	bics	r2, r1
 800318e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6999      	ldr	r1, [r3, #24]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	619a      	str	r2, [r3, #24]
      break;
 80031a2:	e066      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	0011      	movs	r1, r2
 80031ac:	0018      	movs	r0, r3
 80031ae:	f000 facf 	bl	8003750 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	699a      	ldr	r2, [r3, #24]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2180      	movs	r1, #128	; 0x80
 80031be:	0109      	lsls	r1, r1, #4
 80031c0:	430a      	orrs	r2, r1
 80031c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	492f      	ldr	r1, [pc, #188]	; (800328c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80031d0:	400a      	ands	r2, r1
 80031d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6999      	ldr	r1, [r3, #24]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	021a      	lsls	r2, r3, #8
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	619a      	str	r2, [r3, #24]
      break;
 80031e8:	e043      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	0011      	movs	r1, r2
 80031f2:	0018      	movs	r0, r3
 80031f4:	f000 fb2a 	bl	800384c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	69da      	ldr	r2, [r3, #28]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2108      	movs	r1, #8
 8003204:	430a      	orrs	r2, r1
 8003206:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	69da      	ldr	r2, [r3, #28]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2104      	movs	r1, #4
 8003214:	438a      	bics	r2, r1
 8003216:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	69d9      	ldr	r1, [r3, #28]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	61da      	str	r2, [r3, #28]
      break;
 800322a:	e022      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	0011      	movs	r1, r2
 8003234:	0018      	movs	r0, r3
 8003236:	f000 fb89 	bl	800394c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	69da      	ldr	r2, [r3, #28]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2180      	movs	r1, #128	; 0x80
 8003246:	0109      	lsls	r1, r1, #4
 8003248:	430a      	orrs	r2, r1
 800324a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	69da      	ldr	r2, [r3, #28]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	490d      	ldr	r1, [pc, #52]	; (800328c <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003258:	400a      	ands	r2, r1
 800325a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	69d9      	ldr	r1, [r3, #28]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	021a      	lsls	r2, r3, #8
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	61da      	str	r2, [r3, #28]
      break;
 8003270:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	223d      	movs	r2, #61	; 0x3d
 8003276:	2101      	movs	r1, #1
 8003278:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	223c      	movs	r2, #60	; 0x3c
 800327e:	2100      	movs	r1, #0
 8003280:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	b004      	add	sp, #16
 800328a:	bd80      	pop	{r7, pc}
 800328c:	fffffbff 	.word	0xfffffbff

08003290 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	223c      	movs	r2, #60	; 0x3c
 800329e:	5c9b      	ldrb	r3, [r3, r2]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d101      	bne.n	80032a8 <HAL_TIM_ConfigClockSource+0x18>
 80032a4:	2302      	movs	r3, #2
 80032a6:	e0ab      	b.n	8003400 <HAL_TIM_ConfigClockSource+0x170>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	223c      	movs	r2, #60	; 0x3c
 80032ac:	2101      	movs	r1, #1
 80032ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	223d      	movs	r2, #61	; 0x3d
 80032b4:	2102      	movs	r1, #2
 80032b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2277      	movs	r2, #119	; 0x77
 80032c4:	4393      	bics	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a4f      	ldr	r2, [pc, #316]	; (8003408 <HAL_TIM_ConfigClockSource+0x178>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d100      	bne.n	80032e2 <HAL_TIM_ConfigClockSource+0x52>
 80032e0:	e06b      	b.n	80033ba <HAL_TIM_ConfigClockSource+0x12a>
 80032e2:	d80e      	bhi.n	8003302 <HAL_TIM_ConfigClockSource+0x72>
 80032e4:	2b10      	cmp	r3, #16
 80032e6:	d100      	bne.n	80032ea <HAL_TIM_ConfigClockSource+0x5a>
 80032e8:	e077      	b.n	80033da <HAL_TIM_ConfigClockSource+0x14a>
 80032ea:	d803      	bhi.n	80032f4 <HAL_TIM_ConfigClockSource+0x64>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d100      	bne.n	80032f2 <HAL_TIM_ConfigClockSource+0x62>
 80032f0:	e073      	b.n	80033da <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80032f2:	e07c      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d100      	bne.n	80032fa <HAL_TIM_ConfigClockSource+0x6a>
 80032f8:	e06f      	b.n	80033da <HAL_TIM_ConfigClockSource+0x14a>
 80032fa:	2b30      	cmp	r3, #48	; 0x30
 80032fc:	d100      	bne.n	8003300 <HAL_TIM_ConfigClockSource+0x70>
 80032fe:	e06c      	b.n	80033da <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8003300:	e075      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003302:	2b70      	cmp	r3, #112	; 0x70
 8003304:	d00e      	beq.n	8003324 <HAL_TIM_ConfigClockSource+0x94>
 8003306:	d804      	bhi.n	8003312 <HAL_TIM_ConfigClockSource+0x82>
 8003308:	2b50      	cmp	r3, #80	; 0x50
 800330a:	d036      	beq.n	800337a <HAL_TIM_ConfigClockSource+0xea>
 800330c:	2b60      	cmp	r3, #96	; 0x60
 800330e:	d044      	beq.n	800339a <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8003310:	e06d      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003312:	2280      	movs	r2, #128	; 0x80
 8003314:	0152      	lsls	r2, r2, #5
 8003316:	4293      	cmp	r3, r2
 8003318:	d068      	beq.n	80033ec <HAL_TIM_ConfigClockSource+0x15c>
 800331a:	2280      	movs	r2, #128	; 0x80
 800331c:	0192      	lsls	r2, r2, #6
 800331e:	4293      	cmp	r3, r2
 8003320:	d017      	beq.n	8003352 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8003322:	e064      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	6899      	ldr	r1, [r3, #8]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f000 fbe8 	bl	8003b08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2277      	movs	r2, #119	; 0x77
 8003344:	4313      	orrs	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	609a      	str	r2, [r3, #8]
      break;
 8003350:	e04d      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6818      	ldr	r0, [r3, #0]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6899      	ldr	r1, [r3, #8]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	f000 fbd1 	bl	8003b08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2180      	movs	r1, #128	; 0x80
 8003372:	01c9      	lsls	r1, r1, #7
 8003374:	430a      	orrs	r2, r1
 8003376:	609a      	str	r2, [r3, #8]
      break;
 8003378:	e039      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6818      	ldr	r0, [r3, #0]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	6859      	ldr	r1, [r3, #4]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	001a      	movs	r2, r3
 8003388:	f000 fb44 	bl	8003a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2150      	movs	r1, #80	; 0x50
 8003392:	0018      	movs	r0, r3
 8003394:	f000 fb9e 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 8003398:	e029      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6818      	ldr	r0, [r3, #0]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	6859      	ldr	r1, [r3, #4]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	001a      	movs	r2, r3
 80033a8:	f000 fb62 	bl	8003a70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2160      	movs	r1, #96	; 0x60
 80033b2:	0018      	movs	r0, r3
 80033b4:	f000 fb8e 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80033b8:	e019      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6818      	ldr	r0, [r3, #0]
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	6859      	ldr	r1, [r3, #4]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	001a      	movs	r2, r3
 80033c8:	f000 fb24 	bl	8003a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2140      	movs	r1, #64	; 0x40
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 fb7e 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80033d8:	e009      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0019      	movs	r1, r3
 80033e4:	0010      	movs	r0, r2
 80033e6:	f000 fb75 	bl	8003ad4 <TIM_ITRx_SetConfig>
      break;
 80033ea:	e000      	b.n	80033ee <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80033ec:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	223d      	movs	r2, #61	; 0x3d
 80033f2:	2101      	movs	r1, #1
 80033f4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	223c      	movs	r2, #60	; 0x3c
 80033fa:	2100      	movs	r1, #0
 80033fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	0018      	movs	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	b004      	add	sp, #16
 8003406:	bd80      	pop	{r7, pc}
 8003408:	ffff00ff 	.word	0xffff00ff

0800340c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003414:	46c0      	nop			; (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b002      	add	sp, #8
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003424:	46c0      	nop			; (mov r8, r8)
 8003426:	46bd      	mov	sp, r7
 8003428:	b002      	add	sp, #8
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003434:	46c0      	nop			; (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	b002      	add	sp, #8
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003444:	46c0      	nop			; (mov r8, r8)
 8003446:	46bd      	mov	sp, r7
 8003448:	b002      	add	sp, #8
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003454:	46c0      	nop			; (mov r8, r8)
 8003456:	46bd      	mov	sp, r7
 8003458:	b002      	add	sp, #8
 800345a:	bd80      	pop	{r7, pc}

0800345c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	223d      	movs	r2, #61	; 0x3d
 800346e:	2101      	movs	r1, #1
 8003470:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	0018      	movs	r0, r3
 8003476:	f7ff ffe9 	bl	800344c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	46bd      	mov	sp, r7
 800347e:	b004      	add	sp, #16
 8003480:	bd80      	pop	{r7, pc}

08003482 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b084      	sub	sp, #16
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348e:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	223d      	movs	r2, #61	; 0x3d
 8003494:	2101      	movs	r1, #1
 8003496:	5499      	strb	r1, [r3, r2]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d103      	bne.n	80034aa <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2201      	movs	r2, #1
 80034a6:	771a      	strb	r2, [r3, #28]
 80034a8:	e019      	b.n	80034de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d103      	bne.n	80034bc <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2202      	movs	r2, #2
 80034b8:	771a      	strb	r2, [r3, #28]
 80034ba:	e010      	b.n	80034de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d103      	bne.n	80034ce <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2204      	movs	r2, #4
 80034ca:	771a      	strb	r2, [r3, #28]
 80034cc:	e007      	b.n	80034de <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d102      	bne.n	80034de <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2208      	movs	r2, #8
 80034dc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fd f9cd 	bl	8000880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	771a      	strb	r2, [r3, #28]
}
 80034ec:	46c0      	nop			; (mov r8, r8)
 80034ee:	46bd      	mov	sp, r7
 80034f0:	b004      	add	sp, #16
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	223d      	movs	r2, #61	; 0x3d
 8003506:	2101      	movs	r1, #1
 8003508:	5499      	strb	r1, [r3, r2]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	429a      	cmp	r2, r3
 8003512:	d103      	bne.n	800351c <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2201      	movs	r2, #1
 8003518:	771a      	strb	r2, [r3, #28]
 800351a:	e019      	b.n	8003550 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	429a      	cmp	r2, r3
 8003524:	d103      	bne.n	800352e <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2202      	movs	r2, #2
 800352a:	771a      	strb	r2, [r3, #28]
 800352c:	e010      	b.n	8003550 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	429a      	cmp	r2, r3
 8003536:	d103      	bne.n	8003540 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2204      	movs	r2, #4
 800353c:	771a      	strb	r2, [r3, #28]
 800353e:	e007      	b.n	8003550 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	429a      	cmp	r2, r3
 8003548:	d102      	bne.n	8003550 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2208      	movs	r2, #8
 800354e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	0018      	movs	r0, r3
 8003554:	f7ff ff6a 	bl	800342c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	771a      	strb	r2, [r3, #28]
}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	46bd      	mov	sp, r7
 8003562:	b004      	add	sp, #16
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a30      	ldr	r2, [pc, #192]	; (800363c <TIM_Base_SetConfig+0xd4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d008      	beq.n	8003592 <TIM_Base_SetConfig+0x2a>
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	2380      	movs	r3, #128	; 0x80
 8003584:	05db      	lsls	r3, r3, #23
 8003586:	429a      	cmp	r2, r3
 8003588:	d003      	beq.n	8003592 <TIM_Base_SetConfig+0x2a>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a2c      	ldr	r2, [pc, #176]	; (8003640 <TIM_Base_SetConfig+0xd8>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d108      	bne.n	80035a4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2270      	movs	r2, #112	; 0x70
 8003596:	4393      	bics	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a25      	ldr	r2, [pc, #148]	; (800363c <TIM_Base_SetConfig+0xd4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d014      	beq.n	80035d6 <TIM_Base_SetConfig+0x6e>
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	05db      	lsls	r3, r3, #23
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d00f      	beq.n	80035d6 <TIM_Base_SetConfig+0x6e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a21      	ldr	r2, [pc, #132]	; (8003640 <TIM_Base_SetConfig+0xd8>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00b      	beq.n	80035d6 <TIM_Base_SetConfig+0x6e>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a20      	ldr	r2, [pc, #128]	; (8003644 <TIM_Base_SetConfig+0xdc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d007      	beq.n	80035d6 <TIM_Base_SetConfig+0x6e>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a1f      	ldr	r2, [pc, #124]	; (8003648 <TIM_Base_SetConfig+0xe0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d003      	beq.n	80035d6 <TIM_Base_SetConfig+0x6e>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a1e      	ldr	r2, [pc, #120]	; (800364c <TIM_Base_SetConfig+0xe4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d108      	bne.n	80035e8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	4a1d      	ldr	r2, [pc, #116]	; (8003650 <TIM_Base_SetConfig+0xe8>)
 80035da:	4013      	ands	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2280      	movs	r2, #128	; 0x80
 80035ec:	4393      	bics	r3, r2
 80035ee:	001a      	movs	r2, r3
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a0a      	ldr	r2, [pc, #40]	; (800363c <TIM_Base_SetConfig+0xd4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d007      	beq.n	8003626 <TIM_Base_SetConfig+0xbe>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a0b      	ldr	r2, [pc, #44]	; (8003648 <TIM_Base_SetConfig+0xe0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d003      	beq.n	8003626 <TIM_Base_SetConfig+0xbe>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a0a      	ldr	r2, [pc, #40]	; (800364c <TIM_Base_SetConfig+0xe4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d103      	bne.n	800362e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	615a      	str	r2, [r3, #20]
}
 8003634:	46c0      	nop			; (mov r8, r8)
 8003636:	46bd      	mov	sp, r7
 8003638:	b004      	add	sp, #16
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40012c00 	.word	0x40012c00
 8003640:	40000400 	.word	0x40000400
 8003644:	40002000 	.word	0x40002000
 8003648:	40014400 	.word	0x40014400
 800364c:	40014800 	.word	0x40014800
 8003650:	fffffcff 	.word	0xfffffcff

08003654 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	2201      	movs	r2, #1
 8003664:	4393      	bics	r3, r2
 8003666:	001a      	movs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a1b      	ldr	r3, [r3, #32]
 8003670:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2270      	movs	r2, #112	; 0x70
 8003682:	4393      	bics	r3, r2
 8003684:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2203      	movs	r2, #3
 800368a:	4393      	bics	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2202      	movs	r2, #2
 800369c:	4393      	bics	r3, r2
 800369e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a23      	ldr	r2, [pc, #140]	; (800373c <TIM_OC1_SetConfig+0xe8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <TIM_OC1_SetConfig+0x6e>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a22      	ldr	r2, [pc, #136]	; (8003740 <TIM_OC1_SetConfig+0xec>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_OC1_SetConfig+0x6e>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a21      	ldr	r2, [pc, #132]	; (8003744 <TIM_OC1_SetConfig+0xf0>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d10c      	bne.n	80036dc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	2208      	movs	r2, #8
 80036c6:	4393      	bics	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2204      	movs	r2, #4
 80036d8:	4393      	bics	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a17      	ldr	r2, [pc, #92]	; (800373c <TIM_OC1_SetConfig+0xe8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d007      	beq.n	80036f4 <TIM_OC1_SetConfig+0xa0>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	4a16      	ldr	r2, [pc, #88]	; (8003740 <TIM_OC1_SetConfig+0xec>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d003      	beq.n	80036f4 <TIM_OC1_SetConfig+0xa0>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a15      	ldr	r2, [pc, #84]	; (8003744 <TIM_OC1_SetConfig+0xf0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d111      	bne.n	8003718 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4a14      	ldr	r2, [pc, #80]	; (8003748 <TIM_OC1_SetConfig+0xf4>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4a13      	ldr	r2, [pc, #76]	; (800374c <TIM_OC1_SetConfig+0xf8>)
 8003700:	4013      	ands	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	621a      	str	r2, [r3, #32]
}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	b006      	add	sp, #24
 8003738:	bd80      	pop	{r7, pc}
 800373a:	46c0      	nop			; (mov r8, r8)
 800373c:	40012c00 	.word	0x40012c00
 8003740:	40014400 	.word	0x40014400
 8003744:	40014800 	.word	0x40014800
 8003748:	fffffeff 	.word	0xfffffeff
 800374c:	fffffdff 	.word	0xfffffdff

08003750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	2210      	movs	r2, #16
 8003760:	4393      	bics	r3, r2
 8003762:	001a      	movs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4a2c      	ldr	r2, [pc, #176]	; (8003830 <TIM_OC2_SetConfig+0xe0>)
 800377e:	4013      	ands	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	4a2b      	ldr	r2, [pc, #172]	; (8003834 <TIM_OC2_SetConfig+0xe4>)
 8003786:	4013      	ands	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	4313      	orrs	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2220      	movs	r2, #32
 800379a:	4393      	bics	r3, r2
 800379c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a22      	ldr	r2, [pc, #136]	; (8003838 <TIM_OC2_SetConfig+0xe8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d10d      	bne.n	80037ce <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2280      	movs	r2, #128	; 0x80
 80037b6:	4393      	bics	r3, r2
 80037b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2240      	movs	r2, #64	; 0x40
 80037ca:	4393      	bics	r3, r2
 80037cc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a19      	ldr	r2, [pc, #100]	; (8003838 <TIM_OC2_SetConfig+0xe8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d007      	beq.n	80037e6 <TIM_OC2_SetConfig+0x96>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a18      	ldr	r2, [pc, #96]	; (800383c <TIM_OC2_SetConfig+0xec>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d003      	beq.n	80037e6 <TIM_OC2_SetConfig+0x96>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a17      	ldr	r2, [pc, #92]	; (8003840 <TIM_OC2_SetConfig+0xf0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d113      	bne.n	800380e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4a16      	ldr	r2, [pc, #88]	; (8003844 <TIM_OC2_SetConfig+0xf4>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4a15      	ldr	r2, [pc, #84]	; (8003848 <TIM_OC2_SetConfig+0xf8>)
 80037f2:	4013      	ands	r3, r2
 80037f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	693a      	ldr	r2, [r7, #16]
 800380a:	4313      	orrs	r3, r2
 800380c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	693a      	ldr	r2, [r7, #16]
 8003812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	621a      	str	r2, [r3, #32]
}
 8003828:	46c0      	nop			; (mov r8, r8)
 800382a:	46bd      	mov	sp, r7
 800382c:	b006      	add	sp, #24
 800382e:	bd80      	pop	{r7, pc}
 8003830:	ffff8fff 	.word	0xffff8fff
 8003834:	fffffcff 	.word	0xfffffcff
 8003838:	40012c00 	.word	0x40012c00
 800383c:	40014400 	.word	0x40014400
 8003840:	40014800 	.word	0x40014800
 8003844:	fffffbff 	.word	0xfffffbff
 8003848:	fffff7ff 	.word	0xfffff7ff

0800384c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	4a33      	ldr	r2, [pc, #204]	; (8003928 <TIM_OC3_SetConfig+0xdc>)
 800385c:	401a      	ands	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2270      	movs	r2, #112	; 0x70
 8003878:	4393      	bics	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2203      	movs	r2, #3
 8003880:	4393      	bics	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	4313      	orrs	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	4a26      	ldr	r2, [pc, #152]	; (800392c <TIM_OC3_SetConfig+0xe0>)
 8003892:	4013      	ands	r3, r2
 8003894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	021b      	lsls	r3, r3, #8
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	4313      	orrs	r3, r2
 80038a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a22      	ldr	r2, [pc, #136]	; (8003930 <TIM_OC3_SetConfig+0xe4>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d10d      	bne.n	80038c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	4a21      	ldr	r2, [pc, #132]	; (8003934 <TIM_OC3_SetConfig+0xe8>)
 80038ae:	4013      	ands	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <TIM_OC3_SetConfig+0xec>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a19      	ldr	r2, [pc, #100]	; (8003930 <TIM_OC3_SetConfig+0xe4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d007      	beq.n	80038de <TIM_OC3_SetConfig+0x92>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a1a      	ldr	r2, [pc, #104]	; (800393c <TIM_OC3_SetConfig+0xf0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d003      	beq.n	80038de <TIM_OC3_SetConfig+0x92>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a19      	ldr	r2, [pc, #100]	; (8003940 <TIM_OC3_SetConfig+0xf4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d113      	bne.n	8003906 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4a18      	ldr	r2, [pc, #96]	; (8003944 <TIM_OC3_SetConfig+0xf8>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	4a17      	ldr	r2, [pc, #92]	; (8003948 <TIM_OC3_SetConfig+0xfc>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	621a      	str	r2, [r3, #32]
}
 8003920:	46c0      	nop			; (mov r8, r8)
 8003922:	46bd      	mov	sp, r7
 8003924:	b006      	add	sp, #24
 8003926:	bd80      	pop	{r7, pc}
 8003928:	fffffeff 	.word	0xfffffeff
 800392c:	fffffdff 	.word	0xfffffdff
 8003930:	40012c00 	.word	0x40012c00
 8003934:	fffff7ff 	.word	0xfffff7ff
 8003938:	fffffbff 	.word	0xfffffbff
 800393c:	40014400 	.word	0x40014400
 8003940:	40014800 	.word	0x40014800
 8003944:	ffffefff 	.word	0xffffefff
 8003948:	ffffdfff 	.word	0xffffdfff

0800394c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	4a26      	ldr	r2, [pc, #152]	; (80039f4 <TIM_OC4_SetConfig+0xa8>)
 800395c:	401a      	ands	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a20      	ldr	r2, [pc, #128]	; (80039f8 <TIM_OC4_SetConfig+0xac>)
 8003978:	4013      	ands	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4a1f      	ldr	r2, [pc, #124]	; (80039fc <TIM_OC4_SetConfig+0xb0>)
 8003980:	4013      	ands	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	021b      	lsls	r3, r3, #8
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4313      	orrs	r3, r2
 800398e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	4a1b      	ldr	r2, [pc, #108]	; (8003a00 <TIM_OC4_SetConfig+0xb4>)
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	031b      	lsls	r3, r3, #12
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a17      	ldr	r2, [pc, #92]	; (8003a04 <TIM_OC4_SetConfig+0xb8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d007      	beq.n	80039bc <TIM_OC4_SetConfig+0x70>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a16      	ldr	r2, [pc, #88]	; (8003a08 <TIM_OC4_SetConfig+0xbc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d003      	beq.n	80039bc <TIM_OC4_SetConfig+0x70>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a15      	ldr	r2, [pc, #84]	; (8003a0c <TIM_OC4_SetConfig+0xc0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d109      	bne.n	80039d0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	4a14      	ldr	r2, [pc, #80]	; (8003a10 <TIM_OC4_SetConfig+0xc4>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	019b      	lsls	r3, r3, #6
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	621a      	str	r2, [r3, #32]
}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b006      	add	sp, #24
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	ffffefff 	.word	0xffffefff
 80039f8:	ffff8fff 	.word	0xffff8fff
 80039fc:	fffffcff 	.word	0xfffffcff
 8003a00:	ffffdfff 	.word	0xffffdfff
 8003a04:	40012c00 	.word	0x40012c00
 8003a08:	40014400 	.word	0x40014400
 8003a0c:	40014800 	.word	0x40014800
 8003a10:	ffffbfff 	.word	0xffffbfff

08003a14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4393      	bics	r3, r2
 8003a2e:	001a      	movs	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	22f0      	movs	r2, #240	; 0xf0
 8003a3e:	4393      	bics	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	220a      	movs	r2, #10
 8003a50:	4393      	bics	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	b006      	add	sp, #24
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a1b      	ldr	r3, [r3, #32]
 8003a80:	2210      	movs	r2, #16
 8003a82:	4393      	bics	r3, r2
 8003a84:	001a      	movs	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	4a0d      	ldr	r2, [pc, #52]	; (8003ad0 <TIM_TI2_ConfigInputStage+0x60>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	031b      	lsls	r3, r3, #12
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	22a0      	movs	r2, #160	; 0xa0
 8003aac:	4393      	bics	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	621a      	str	r2, [r3, #32]
}
 8003ac6:	46c0      	nop			; (mov r8, r8)
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	b006      	add	sp, #24
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	ffff0fff 	.word	0xffff0fff

08003ad4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2270      	movs	r2, #112	; 0x70
 8003ae8:	4393      	bics	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	2207      	movs	r2, #7
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	609a      	str	r2, [r3, #8]
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b004      	add	sp, #16
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	4a09      	ldr	r2, [pc, #36]	; (8003b44 <TIM_ETR_SetConfig+0x3c>)
 8003b20:	4013      	ands	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	021a      	lsls	r2, r3, #8
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	609a      	str	r2, [r3, #8]
}
 8003b3c:	46c0      	nop			; (mov r8, r8)
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	b006      	add	sp, #24
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	ffff00ff 	.word	0xffff00ff

08003b48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	221f      	movs	r2, #31
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	0013      	movs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	43d2      	mvns	r2, r2
 8003b6a:	401a      	ands	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a1a      	ldr	r2, [r3, #32]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	211f      	movs	r1, #31
 8003b78:	400b      	ands	r3, r1
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4099      	lsls	r1, r3
 8003b7e:	000b      	movs	r3, r1
 8003b80:	431a      	orrs	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b006      	add	sp, #24
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	223c      	movs	r2, #60	; 0x3c
 8003b9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e042      	b.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	223c      	movs	r2, #60	; 0x3c
 8003bac:	2101      	movs	r1, #1
 8003bae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	223d      	movs	r2, #61	; 0x3d
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2270      	movs	r2, #112	; 0x70
 8003bcc:	4393      	bics	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a14      	ldr	r2, [pc, #80]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00a      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	05db      	lsls	r3, r3, #23
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d004      	beq.n	8003c02 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a0f      	ldr	r2, [pc, #60]	; (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d10c      	bne.n	8003c1c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	4393      	bics	r3, r2
 8003c08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	223d      	movs	r2, #61	; 0x3d
 8003c20:	2101      	movs	r1, #1
 8003c22:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223c      	movs	r2, #60	; 0x3c
 8003c28:	2100      	movs	r1, #0
 8003c2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	0018      	movs	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b004      	add	sp, #16
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	40012c00 	.word	0x40012c00
 8003c3c:	40000400 	.word	0x40000400

08003c40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c48:	46c0      	nop			; (mov r8, r8)
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	b002      	add	sp, #8
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c58:	46c0      	nop			; (mov r8, r8)
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <__libc_init_array>:
 8003c60:	b570      	push	{r4, r5, r6, lr}
 8003c62:	2600      	movs	r6, #0
 8003c64:	4d0c      	ldr	r5, [pc, #48]	; (8003c98 <__libc_init_array+0x38>)
 8003c66:	4c0d      	ldr	r4, [pc, #52]	; (8003c9c <__libc_init_array+0x3c>)
 8003c68:	1b64      	subs	r4, r4, r5
 8003c6a:	10a4      	asrs	r4, r4, #2
 8003c6c:	42a6      	cmp	r6, r4
 8003c6e:	d109      	bne.n	8003c84 <__libc_init_array+0x24>
 8003c70:	2600      	movs	r6, #0
 8003c72:	f000 f821 	bl	8003cb8 <_init>
 8003c76:	4d0a      	ldr	r5, [pc, #40]	; (8003ca0 <__libc_init_array+0x40>)
 8003c78:	4c0a      	ldr	r4, [pc, #40]	; (8003ca4 <__libc_init_array+0x44>)
 8003c7a:	1b64      	subs	r4, r4, r5
 8003c7c:	10a4      	asrs	r4, r4, #2
 8003c7e:	42a6      	cmp	r6, r4
 8003c80:	d105      	bne.n	8003c8e <__libc_init_array+0x2e>
 8003c82:	bd70      	pop	{r4, r5, r6, pc}
 8003c84:	00b3      	lsls	r3, r6, #2
 8003c86:	58eb      	ldr	r3, [r5, r3]
 8003c88:	4798      	blx	r3
 8003c8a:	3601      	adds	r6, #1
 8003c8c:	e7ee      	b.n	8003c6c <__libc_init_array+0xc>
 8003c8e:	00b3      	lsls	r3, r6, #2
 8003c90:	58eb      	ldr	r3, [r5, r3]
 8003c92:	4798      	blx	r3
 8003c94:	3601      	adds	r6, #1
 8003c96:	e7f2      	b.n	8003c7e <__libc_init_array+0x1e>
 8003c98:	08003d00 	.word	0x08003d00
 8003c9c:	08003d00 	.word	0x08003d00
 8003ca0:	08003d00 	.word	0x08003d00
 8003ca4:	08003d04 	.word	0x08003d04

08003ca8 <memset>:
 8003ca8:	0003      	movs	r3, r0
 8003caa:	1812      	adds	r2, r2, r0
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d100      	bne.n	8003cb2 <memset+0xa>
 8003cb0:	4770      	bx	lr
 8003cb2:	7019      	strb	r1, [r3, #0]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	e7f9      	b.n	8003cac <memset+0x4>

08003cb8 <_init>:
 8003cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cbe:	bc08      	pop	{r3}
 8003cc0:	469e      	mov	lr, r3
 8003cc2:	4770      	bx	lr

08003cc4 <_fini>:
 8003cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cca:	bc08      	pop	{r3}
 8003ccc:	469e      	mov	lr, r3
 8003cce:	4770      	bx	lr
