library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity x7seg is
    port(
		   x: in std_logic_vector (15 downto 0);
			clk: in std_logic;
			clr: in std_logic;
			a_to_g: out std_logic_vector (6 downto 0);
			an: out std_logic_vector (3 downto 0);
			dp: out std_logic
);
end x7seg;

architecture x7seg of x7seg is
signal clkdiv: std_logic_vector (19 downto 0);
signal s: std_logic_vector (1 downto 0);
signal aen: std_logic_vector (3 downto 0);
signal digit: std_logic_vector (4 downto 0);

begin
     s <= clkdiv (19 downto 0);
	  aen <= "1111";
	  dp <= '1';
	  
process (x,s)
  begin
	  case s is
		 when "00" => digit <= x (3 downto 0);
		 when "01" => digit <= x (7 downto 0);
		 when "10" => digit <= x (11 downto 0);
		 when other => digit <= x (15 downto 0);
	end case;
end process;

process (digit)
   begin
 
 
end process;