

================================================================
== Vitis HLS Report for 'rx_exh_payload_64_s'
================================================================
* Date:           Tue Aug 15 18:30:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.665 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     200|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     200|      80|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_204                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_208                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_159_nbreadreq_fu_88_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_74_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state2    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          13|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |rx_exh2aethShiftFifo_blk_n  |   9|          2|    1|          2|
    |rx_exh2rethShiftFifo_blk_n  |   9|          2|    1|          2|
    |rx_exhNoShiftFifo_blk_n     |   9|          2|    1|          2|
    |rx_ibhDrop2exhFifo_blk_n    |   9|          2|    1|          2|
    |rx_pkgSplitTypeFifo_blk_n   |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         12|    6|         12|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_done_reg                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |meta_op_code                     |   32|   0|   32|          0|
    |meta_op_code_load_reg_240        |   32|   0|   32|          0|
    |meta_route                       |    1|   0|    1|          0|
    |meta_route_load_reg_217          |    1|   0|    1|          0|
    |rep_state                        |    1|   0|    1|          0|
    |rep_state_load_reg_213           |    1|   0|    1|          0|
    |rx_ibhDrop2exhFifo_read_reg_230  |  128|   0|  128|          0|
    |tmp_i_159_reg_226                |    1|   0|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  200|   0|  200|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    rx_exh_payload<64>|  return value|
|rx_pkgSplitTypeFifo_dout             |   in|   64|     ap_fifo|   rx_pkgSplitTypeFifo|       pointer|
|rx_pkgSplitTypeFifo_num_data_valid   |   in|    2|     ap_fifo|   rx_pkgSplitTypeFifo|       pointer|
|rx_pkgSplitTypeFifo_fifo_cap         |   in|    2|     ap_fifo|   rx_pkgSplitTypeFifo|       pointer|
|rx_pkgSplitTypeFifo_empty_n          |   in|    1|     ap_fifo|   rx_pkgSplitTypeFifo|       pointer|
|rx_pkgSplitTypeFifo_read             |  out|    1|     ap_fifo|   rx_pkgSplitTypeFifo|       pointer|
|rx_ibhDrop2exhFifo_dout              |   in|  128|     ap_fifo|    rx_ibhDrop2exhFifo|       pointer|
|rx_ibhDrop2exhFifo_num_data_valid    |   in|    6|     ap_fifo|    rx_ibhDrop2exhFifo|       pointer|
|rx_ibhDrop2exhFifo_fifo_cap          |   in|    6|     ap_fifo|    rx_ibhDrop2exhFifo|       pointer|
|rx_ibhDrop2exhFifo_empty_n           |   in|    1|     ap_fifo|    rx_ibhDrop2exhFifo|       pointer|
|rx_ibhDrop2exhFifo_read              |  out|    1|     ap_fifo|    rx_ibhDrop2exhFifo|       pointer|
|rx_exh2aethShiftFifo_din             |  out|  128|     ap_fifo|  rx_exh2aethShiftFifo|       pointer|
|rx_exh2aethShiftFifo_num_data_valid  |   in|    3|     ap_fifo|  rx_exh2aethShiftFifo|       pointer|
|rx_exh2aethShiftFifo_fifo_cap        |   in|    3|     ap_fifo|  rx_exh2aethShiftFifo|       pointer|
|rx_exh2aethShiftFifo_full_n          |   in|    1|     ap_fifo|  rx_exh2aethShiftFifo|       pointer|
|rx_exh2aethShiftFifo_write           |  out|    1|     ap_fifo|  rx_exh2aethShiftFifo|       pointer|
|rx_exh2rethShiftFifo_din             |  out|  128|     ap_fifo|  rx_exh2rethShiftFifo|       pointer|
|rx_exh2rethShiftFifo_num_data_valid  |   in|    3|     ap_fifo|  rx_exh2rethShiftFifo|       pointer|
|rx_exh2rethShiftFifo_fifo_cap        |   in|    3|     ap_fifo|  rx_exh2rethShiftFifo|       pointer|
|rx_exh2rethShiftFifo_full_n          |   in|    1|     ap_fifo|  rx_exh2rethShiftFifo|       pointer|
|rx_exh2rethShiftFifo_write           |  out|    1|     ap_fifo|  rx_exh2rethShiftFifo|       pointer|
|rx_exhNoShiftFifo_din                |  out|  128|     ap_fifo|     rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_num_data_valid     |   in|    3|     ap_fifo|     rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_fifo_cap           |   in|    3|     ap_fifo|     rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_full_n             |   in|    1|     ap_fifo|     rx_exhNoShiftFifo|       pointer|
|rx_exhNoShiftFifo_write              |  out|    1|     ap_fifo|     rx_exhNoShiftFifo|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

