{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580425143394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580425143394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 15:59:03 2020 " "Processing started: Thu Jan 30 15:59:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580425143394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580425143394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Translatch -c Translatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Translatch -c Translatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580425143394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580425143798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580425143798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jiveyguy/downloads/tb_translatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jiveyguy/downloads/tb_translatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestTransLatch-behavior " "Found design unit 1: TestTransLatch-behavior" {  } { { "../../../Downloads/tb_Translatch.vhd" "" { Text "C:/Users/jiveyguy/Downloads/tb_Translatch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580425154389 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestTransLatch " "Found entity 1: TestTransLatch" {  } { { "../../../Downloads/tb_Translatch.vhd" "" { Text "C:/Users/jiveyguy/Downloads/tb_Translatch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580425154389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580425154389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jiveyguy/downloads/translatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jiveyguy/downloads/translatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Translatch-Behavioralr " "Found design unit 1: Translatch-Behavioralr" {  } { { "../../../Downloads/Translatch.vhd" "" { Text "C:/Users/jiveyguy/Downloads/Translatch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580425154399 ""} { "Info" "ISGN_ENTITY_NAME" "1 TransLatch " "Found entity 1: TransLatch" {  } { { "../../../Downloads/Translatch.vhd" "" { Text "C:/Users/jiveyguy/Downloads/Translatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580425154399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580425154399 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Q_HIGH Translatch.vhd(30) " "VHDL Interface Declaration error in Translatch.vhd(30): interface object \"Q_HIGH\" of mode out cannot be read. Change object mode to buffer." {  } { { "../../../Downloads/Translatch.vhd" "" { Text "C:/Users/jiveyguy/Downloads/Translatch.vhd" 30 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1580425154399 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5049 " "Peak virtual memory: 5049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580425154509 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 30 15:59:14 2020 " "Processing ended: Thu Jan 30 15:59:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580425154509 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580425154509 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580425154509 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580425154509 ""}
