---
content_type: page
parent_title: 5.2 Topic Videos
parent_uid: e01318d3-35d4-9080-2f77-dae35f856d7f
title: 5.2 Topic Videos
uid: f9e55756-58c6-4584-5b30-a029dd2e3a6c
---

*   [<WE5.1]({{< baseurl >}}/pages/c5/c5s2/c5s2v7)
*   [5.2.1Digital State]({{< baseurl >}}/pages/c5/c5s2)
*   [5.2.2D Latch]({{< baseurl >}}/pages/c5/c5s2/c5s2v2)
*   [5.2.3D Register]({{< baseurl >}}/pages/c5/c5s2/c5s2v3)
*   [5.2.4D Register Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v4)
*   [5.2.5Sequential Circuit Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v5)
*   [5.2.6Timing Example]({{< baseurl >}}/pages/c5/c5s2/c5s2v6)
*   [5.2.7WE5.1]({{< baseurl >}}/pages/c5/c5s2/c5s2v7)
*   [5.2.8WE5.2]({{< baseurl >}}/pages/c5/c5s2/c5s2v8)
*   [\>Worksheet]({{< baseurl >}}/pages/c5/c5s3)

Worked Example II: Sequential Logic Timing
------------------------------------------

{{< youtube "LN0k-boDvOk" "https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/c5/c5s2/c5s2v8/sequential-logic-timing/LN0k-boDvOk.vtt" >}}

*   [BackWE5.1]({{< baseurl >}}/pages/c5/c5s2/c5s2v7)
*   [ContinueWorksheet]({{< baseurl >}}/pages/c5/c5s3)