Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 22 01:19:52 2021
| Host         : DESKTOP-0QELL5I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_control_sets_placed.rpt
| Design       : cronometro
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------+---------------------------------+------------------+----------------+
|          Clock Signal         |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------+---------------------------------+------------------+----------------+
|  nolabel_line42/clk_100mhz    |                                  |                                 |                2 |              2 |
|  nolabel_line42/CLK           |                                  |                                 |                1 |              4 |
|  nolabel_line42/tmp_clk_reg_0 |                                  |                                 |                1 |              4 |
|  nolabel_line42/tmp_clk_reg_0 | nolabel_line57/reg_d2[3]_i_1_n_0 | nolabel_line57/reg_d00          |                2 |              4 |
|  nolabel_line42/tmp_clk_reg_0 | nolabel_line57/reg_d1[3]_i_1_n_0 | nolabel_line57/reg_d00          |                1 |              4 |
|  nolabel_line42/tmp_clk_reg_0 | nolabel_line57/reg_d3[3]_i_1_n_0 | nolabel_line57/reg_d00          |                1 |              4 |
|  nolabel_line42/tmp_clk_reg_0 | nolabel_line57/reg_d0[3]_i_2_n_0 | nolabel_line57/reg_d00          |                1 |              4 |
|  nolabel_line42/clk_100mhz    |                                  | nolabel_line42/clear            |                4 |             14 |
|  nolabel_line42/clk_100mhz    |                                  | nolabel_line42/count[0]_i_1_n_0 |                5 |             19 |
+-------------------------------+----------------------------------+---------------------------------+------------------+----------------+


