

================================================================
== Synthesis Summary Report of 'fdtd'
================================================================
+ General Information: 
    * Date:           Fri Dec 12 14:09:12 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        3zarray_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: kintexuplus
    * Target device:  xcku5p-ffvb676-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ fdtd                                                         |     -|  0.00|  1245424|  1.245e+07|         -|  1245425|     -|        no|  72 (7%)|  14 (~0%)|  12181 (2%)|  20349 (9%)|    -|
    | + fdtd_Pipeline_VITIS_LOOP_213_1                              |     -|  4.85|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    12 (~0%)|    61 (~0%)|    -|
    |  o VITIS_LOOP_213_1                                           |     -|  7.30|      992|  9.920e+03|         1|        1|   992|       yes|        -|         -|           -|           -|    -|
    | + fdtd_Pipeline_VITIS_LOOP_218_2                              |     -|  4.85|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    12 (~0%)|    61 (~0%)|    -|
    |  o VITIS_LOOP_218_2                                           |     -|  7.30|      992|  9.920e+03|         1|        1|   992|       yes|        -|         -|           -|           -|    -|
    | + rd_plane_5                                                  |     -|  0.00|      974|  9.740e+03|         -|      974|     -|        no|        -|   1 (~0%)|   142 (~0%)|   365 (~0%)|    -|
    |  + rd_plane_5_Pipeline_VITIS_LOOP_25_1                        |     -|  0.00|      964|  9.640e+03|         -|      964|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |   o VITIS_LOOP_25_1                                           |     -|  7.30|      962|  9.620e+03|         3|        1|   961|       yes|        -|         -|           -|           -|    -|
    | + update_H_tail                                               |     -|  0.28|      979|  9.790e+03|         -|      979|     -|        no|        -|         -|   729 (~0%)|   431 (~0%)|    -|
    |  o VITIS_LOOP_122_1_VITIS_LOOP_123_2                          |     -|  7.30|      977|  9.770e+03|        18|        1|   961|       yes|        -|         -|           -|           -|    -|
    | + update_E_tail                                               |     -|  0.28|     1899|  1.899e+04|         -|     1899|     -|        no|        -|         -|  1480 (~0%)|  1324 (~0%)|    -|
    |  + update_E_tail_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2   |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   737 (~0%)|   438 (~0%)|    -|
    |   o VITIS_LOOP_140_1_VITIS_LOOP_141_2                         |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |  + update_E_tail_Pipeline_VITIS_LOOP_150_3_VITIS_LOOP_151_4   |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   737 (~0%)|   440 (~0%)|    -|
    |   o VITIS_LOOP_150_3_VITIS_LOOP_151_4                         |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_224_3                                            |     -|  7.30|  1236549|  1.237e+07|     17921|        -|    69|        no|        -|         -|           -|           -|    -|
    |  + rd_plane                                                   |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_Pipeline_VITIS_LOOP_25_1                         |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_25_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane_3                                                 |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_3_Pipeline_VITIS_LOOP_25_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_25_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane_1                                                 |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_1_Pipeline_VITIS_LOOP_25_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_25_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane_4                                                 |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_4_Pipeline_VITIS_LOOP_25_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_25_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane_2                                                 |     -|  0.00|     1037|  1.037e+04|         -|     1037|     -|        no|        -|         -|   143 (~0%)|   363 (~0%)|    -|
    |   + rd_plane_2_Pipeline_VITIS_LOOP_25_1                       |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|        -|         -|    69 (~0%)|    86 (~0%)|    -|
    |    o VITIS_LOOP_25_1                                          |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|        -|         -|           -|           -|    -|
    |  + update_H_crit                                              |     -|  0.28|     3004|  3.004e+04|         -|     3004|     -|        no|        -|         -|  2198 (~0%)|   2179 (1%)|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2    |     -|  0.28|     1010|  1.010e+04|         -|     1010|     -|        no|        -|         -|   730 (~0%)|   435 (~0%)|    -|
    |    o VITIS_LOOP_48_1_VITIS_LOOP_49_2                          |     -|  7.30|     1008|  1.008e+04|        18|        1|   992|       yes|        -|         -|           -|           -|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4    |     -|  0.28|     1010|  1.010e+04|         -|     1010|     -|        no|        -|         -|   730 (~0%)|   416 (~0%)|    -|
    |    o VITIS_LOOP_58_3_VITIS_LOOP_59_4                          |     -|  7.30|     1008|  1.008e+04|        18|        1|   992|       yes|        -|         -|           -|           -|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_68_5_VITIS_LOOP_69_6    |     -|  0.28|      979|  9.790e+03|         -|      979|     -|        no|        -|         -|   729 (~0%)|   431 (~0%)|    -|
    |    o VITIS_LOOP_68_5_VITIS_LOOP_69_6                          |     -|  7.30|      977|  9.770e+03|        18|        1|   961|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane                                                   |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|        -|         -|   121 (~0%)|   416 (~0%)|    -|
    |   + wr_plane_Pipeline_VITIS_LOOP_34_1                         |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    49 (~0%)|   103 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_6                                                 |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|        -|         -|   121 (~0%)|   416 (~0%)|    -|
    |   + wr_plane_6_Pipeline_VITIS_LOOP_34_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    49 (~0%)|   103 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_7                                                 |     -|  0.00|      972|  9.720e+03|         -|      972|     -|        no|        -|   1 (~0%)|   121 (~0%)|   397 (~0%)|    -|
    |   + wr_plane_7_Pipeline_VITIS_LOOP_34_1                       |     -|  0.00|      964|  9.640e+03|         -|      964|     -|        no|        -|         -|    49 (~0%)|   103 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|      962|  9.620e+03|         3|        1|   961|       yes|        -|         -|           -|           -|    -|
    |  + update_E_crit                                              |     -|  0.28|     2819|  2.819e+04|         -|     2819|     -|        no|        -|         -|  2196 (~0%)|   2187 (1%)|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_87_2    |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   729 (~0%)|   426 (~0%)|    -|
    |    o VITIS_LOOP_86_1_VITIS_LOOP_87_2                          |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_97_4    |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   729 (~0%)|   426 (~0%)|    -|
    |    o VITIS_LOOP_96_3_VITIS_LOOP_97_4                          |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_106_5_VITIS_LOOP_107_6  |     -|  0.28|      918|  9.180e+03|         -|      918|     -|        no|        -|         -|   729 (~0%)|   438 (~0%)|    -|
    |    o VITIS_LOOP_106_5_VITIS_LOOP_107_6                        |     -|  7.30|      916|  9.160e+03|        18|        1|   900|       yes|        -|         -|           -|           -|    -|
    |  + fdtd_Pipeline_VITIS_LOOP_245_4_VITIS_LOOP_246_5            |     -|  4.35|      904|  9.040e+03|         -|      904|     -|        no|        -|   1 (~0%)|   239 (~0%)|   292 (~0%)|    -|
    |   o VITIS_LOOP_245_4_VITIS_LOOP_246_5                         |     -|  7.30|      902|  9.020e+03|         4|        1|   900|       yes|        -|         -|           -|           -|    -|
    |  + fdtd_Pipeline_VITIS_LOOP_264_6                             |     -|  4.30|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    47 (~0%)|    92 (~0%)|    -|
    |   o VITIS_LOOP_264_6                                          |     -|  7.30|      992|  9.920e+03|         2|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + fdtd_Pipeline_VITIS_LOOP_268_7                             |     -|  4.30|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    47 (~0%)|    92 (~0%)|    -|
    |   o VITIS_LOOP_268_7                                          |     -|  7.30|      992|  9.920e+03|         2|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_8                                                 |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|        -|         -|   121 (~0%)|   416 (~0%)|    -|
    |   + wr_plane_8_Pipeline_VITIS_LOOP_34_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    49 (~0%)|   103 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_9                                                 |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|        -|         -|   121 (~0%)|   416 (~0%)|    -|
    |   + wr_plane_9_Pipeline_VITIS_LOOP_34_1                       |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    49 (~0%)|   103 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_10                                                |     -|  0.00|     1035|  1.035e+04|         -|     1035|     -|        no|        -|         -|   122 (~0%)|   395 (~0%)|    -|
    |   + wr_plane_10_Pipeline_VITIS_LOOP_34_1                      |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|        -|         -|    50 (~0%)|   106 (~0%)|    -|
    |    o VITIS_LOOP_34_1                                          |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|        -|         -|           -|           -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmemE | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmemH | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 7             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | hx_gmem_1 | 0x10   | 32    | W      | Data signal of hx_gmem           |                                                                      |
| s_axi_control_r | hx_gmem_2 | 0x14   | 32    | W      | Data signal of hx_gmem           |                                                                      |
| s_axi_control_r | hy_gmem_1 | 0x1c   | 32    | W      | Data signal of hy_gmem           |                                                                      |
| s_axi_control_r | hy_gmem_2 | 0x20   | 32    | W      | Data signal of hy_gmem           |                                                                      |
| s_axi_control_r | hz_gmem_1 | 0x28   | 32    | W      | Data signal of hz_gmem           |                                                                      |
| s_axi_control_r | hz_gmem_2 | 0x2c   | 32    | W      | Data signal of hz_gmem           |                                                                      |
| s_axi_control_r | ex_gmem_1 | 0x34   | 32    | W      | Data signal of ex_gmem           |                                                                      |
| s_axi_control_r | ex_gmem_2 | 0x38   | 32    | W      | Data signal of ex_gmem           |                                                                      |
| s_axi_control_r | ey_gmem_1 | 0x40   | 32    | W      | Data signal of ey_gmem           |                                                                      |
| s_axi_control_r | ey_gmem_2 | 0x44   | 32    | W      | Data signal of ey_gmem           |                                                                      |
| s_axi_control_r | ez_gmem_1 | 0x4c   | 32    | W      | Data signal of ez_gmem           |                                                                      |
| s_axi_control_r | ez_gmem_2 | 0x50   | 32    | W      | Data signal of ez_gmem           |                                                                      |
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| hx_gmem  | inout     |
| hy_gmem  | inout     |
| hz_gmem  | inout     |
| ex_gmem  | inout     |
| ey_gmem  | inout     |
| ez_gmem  | inout     |
+----------+-----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                             |
+----------+-----------------+-----------+----------+-------------------------------------+
| hx_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hx_gmem  | s_axi_control_r | register  | offset   | name=hx_gmem_1 offset=0x10 range=32 |
| hx_gmem  | s_axi_control_r | register  | offset   | name=hx_gmem_2 offset=0x14 range=32 |
| hy_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hy_gmem  | s_axi_control_r | register  | offset   | name=hy_gmem_1 offset=0x1c range=32 |
| hy_gmem  | s_axi_control_r | register  | offset   | name=hy_gmem_2 offset=0x20 range=32 |
| hz_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hz_gmem  | s_axi_control_r | register  | offset   | name=hz_gmem_1 offset=0x28 range=32 |
| hz_gmem  | s_axi_control_r | register  | offset   | name=hz_gmem_2 offset=0x2c range=32 |
| ex_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ex_gmem  | s_axi_control_r | register  | offset   | name=ex_gmem_1 offset=0x34 range=32 |
| ex_gmem  | s_axi_control_r | register  | offset   | name=ex_gmem_2 offset=0x38 range=32 |
| ey_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ey_gmem  | s_axi_control_r | register  | offset   | name=ey_gmem_1 offset=0x40 range=32 |
| ey_gmem  | s_axi_control_r | register  | offset   | name=ey_gmem_2 offset=0x44 range=32 |
| ez_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ez_gmem  | s_axi_control_r | register  | offset   | name=ez_gmem_1 offset=0x4c range=32 |
| ez_gmem  | s_axi_control_r | register  | offset   | name=ez_gmem_2 offset=0x50 range=32 |
+----------+-----------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+--------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location      |
+--------------+-----------+--------+-------+-----------------+--------------------+
| m_axi_gmemE  | read      | 1024   | 32    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |
| m_axi_gmemE  | read      | 992    | 32    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |
| m_axi_gmemE  | write     | 1024   | 32    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |
| m_axi_gmemE  | write     | 992    | 32    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |
| m_axi_gmemH  | read      | 961    | 32    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |
| m_axi_gmemH  | read      | 992    | 32    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |
| m_axi_gmemH  | write     | 961    | 32    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |
| m_axi_gmemH  | write     | 992    | 32    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |
+--------------+-----------+--------+-------+-----------------+--------------------+

* All M_AXI Variable Accesses
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Access Location    | Direction | Burst Status | Length | Loop            | Loop Location      | Resolution | Problem                                                                                                 |
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmemE,gmemH | g        | ../3zarr.cpp:27:9  | read      | Widen Fail   |        | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemE,gmemH | g        | ../3zarr.cpp:27:9  | read      | Inferred     | 992    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |            |                                                                                                         |
| m_axi_gmemE,gmemH | g        | ../3zarr.cpp:27:9  | read      | Inferred     | 961    | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |            |                                                                                                         |
| m_axi_gmemE,gmemH | g        | ../3zarr.cpp:27:9  | read      | Inferred     | 1024   | VITIS_LOOP_25_1 | ../3zarr.cpp:25:20 |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../3zarr.cpp:27:9  | write     | Widen Fail   |        | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemH,gmemE | g        | ../3zarr.cpp:36:14 | write     | Inferred     | 1024   | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../3zarr.cpp:36:14 | write     | Inferred     | 992    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../3zarr.cpp:36:14 | write     | Inferred     | 961    | VITIS_LOOP_34_1 | ../3zarr.cpp:34:20 |            |                                                                                                         |
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+
| Name                                                         | DSP | Pragma | Variable               | Op        | Impl                     | Latency |
+--------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+
| + fdtd                                                       | 14  |        |                        |           |                          |         |
|   icmp_ln224_fu_772_p2                                       |     |        | icmp_ln224             | seteq     | auto                     | 0       |
|   z_2_fu_778_p2                                              |     |        | z_2                    | add       | fabric                   | 0       |
|   sub2_i_off_fu_789_p2                                       |     |        | sub2_i_off             | add       | fabric                   | 0       |
|   empty_fu_794_p2                                            |     |        | empty                  | setlt     | auto                     | 0       |
|   sub2_i_off17_fu_801_p2                                     |     |        | sub2_i_off17           | add       | fabric                   | 0       |
|   empty_45_fu_806_p2                                         |     |        | empty_45               | setgt     | auto                     | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_213_1                            | 0   |        |                        |           |                          |         |
|    icmp_ln213_fu_138_p2                                      |     |        | icmp_ln213             | seteq     | auto                     | 0       |
|    add_ln213_fu_144_p2                                       |     |        | add_ln213              | add       | fabric                   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_218_2                            | 0   |        |                        |           |                          |         |
|    icmp_ln218_fu_138_p2                                      |     |        | icmp_ln218             | seteq     | auto                     | 0       |
|    add_ln218_fu_144_p2                                       |     |        | add_ln218              | add       | fabric                   | 0       |
|  + rd_plane                                                  | 0   |        |                        |           |                          |         |
|    base_fu_122_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln25_fu_140_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_Pipeline_VITIS_LOOP_25_1                        | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + rd_plane_3                                                | 0   |        |                        |           |                          |         |
|    base_fu_122_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln25_fu_140_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_3_Pipeline_VITIS_LOOP_25_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + rd_plane_5                                                | 1   |        |                        |           |                          |         |
|    mul_7ns_11ns_17_1_1_U80                                   | 1   |        | base                   | mul       | auto                     | 0       |
|    add_ln25_fu_118_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_5_Pipeline_VITIS_LOOP_25_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + rd_plane_1                                                | 0   |        |                        |           |                          |         |
|    base_fu_122_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln25_fu_140_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_1_Pipeline_VITIS_LOOP_25_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + rd_plane_4                                                | 0   |        |                        |           |                          |         |
|    base_fu_122_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln25_fu_140_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_4_Pipeline_VITIS_LOOP_25_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + rd_plane_2                                                | 0   |        |                        |           |                          |         |
|    add_ln25_fu_106_p2                                        |     |        | add_ln25               | add       | fabric                   | 0       |
|   + rd_plane_2_Pipeline_VITIS_LOOP_25_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln25_fu_169_p2                                      |     |        | icmp_ln25              | seteq     | auto                     | 0       |
|     add_ln25_fu_175_p2                                       |     |        | add_ln25               | add       | fabric                   | 0       |
|  + update_H_crit                                             | 0   |        |                        |           |                          |         |
|   + update_H_crit_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2   | 0   |        |                        |           |                          |         |
|     icmp_ln48_fu_417_p2                                      |     |        | icmp_ln48              | seteq     | auto                     | 0       |
|     add_ln48_fu_423_p2                                       |     |        | add_ln48               | add       | fabric                   | 0       |
|     icmp_ln49_fu_435_p2                                      |     |        | icmp_ln49              | seteq     | auto                     | 0       |
|     select_ln48_fu_441_p3                                    |     |        | select_ln48            | select    | auto_sel                 | 0       |
|     indvars_iv_next50_mid1_fu_449_p2                         |     |        | indvars_iv_next50_mid1 | add       | fabric                   | 0       |
|     indvars_iv_next50373_fu_455_p2                           |     |        | indvars_iv_next50373   | add       | fabric                   | 0       |
|     select_ln48_1_fu_461_p3                                  |     |        | select_ln48_1          | select    | auto_sel                 | 0       |
|     select_ln48_2_fu_511_p3                                  |     |        | select_ln48_2          | select    | auto_sel                 | 0       |
|     sparsemux_9_2_32_1_1_U94                                 |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U95                                 |     |        | tmp_5                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U96                                 |     |        | tmp_6                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U97                                 |     |        | tmp_7                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U98                                 |     |        | tmp_8                  | sparsemux | compactencoding_dontcare | 0       |
|     add_ln49_fu_535_p2                                       |     |        | add_ln49               | add       | fabric                   | 0       |
|   + update_H_crit_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4   | 0   |        |                        |           |                          |         |
|     icmp_ln58_fu_415_p2                                      |     |        | icmp_ln58              | seteq     | auto                     | 0       |
|     add_ln58_1_fu_421_p2                                     |     |        | add_ln58_1             | add       | fabric                   | 0       |
|     add_ln58_fu_433_p2                                       |     |        | add_ln58               | add       | fabric                   | 0       |
|     icmp_ln59_fu_439_p2                                      |     |        | icmp_ln59              | seteq     | auto                     | 0       |
|     select_ln58_fu_445_p3                                    |     |        | select_ln58            | select    | auto_sel                 | 0       |
|     select_ln58_1_fu_453_p3                                  |     |        | select_ln58_1          | select    | auto_sel                 | 0       |
|     add_ln61_fu_507_p2                                       |     |        | add_ln61               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_x_U121                              |     |        | tmp_9                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U122                                |     |        | tmp_s                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U123                                |     |        | tmp_1                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U124                                |     |        | tmp_2                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U125                                |     |        | tmp_3                  | sparsemux | compactencoding_dontcare | 0       |
|   + update_H_crit_Pipeline_VITIS_LOOP_68_5_VITIS_LOOP_69_6   | 0   |        |                        |           |                          |         |
|     icmp_ln68_fu_401_p2                                      |     |        | icmp_ln68              | seteq     | auto                     | 0       |
|     add_ln68_fu_407_p2                                       |     |        | add_ln68               | add       | fabric                   | 0       |
|     icmp_ln69_fu_419_p2                                      |     |        | icmp_ln69              | seteq     | auto                     | 0       |
|     select_ln68_fu_425_p3                                    |     |        | select_ln68            | select    | auto_sel                 | 0       |
|     indvars_iv_next38_mid1_fu_433_p2                         |     |        | indvars_iv_next38_mid1 | add       | fabric                   | 0       |
|     indvars_iv_next38380_fu_439_p2                           |     |        | indvars_iv_next38380   | add       | fabric                   | 0       |
|     select_ln68_1_fu_445_p3                                  |     |        | select_ln68_1          | select    | auto_sel                 | 0       |
|     select_ln68_2_fu_467_p3                                  |     |        | select_ln68_2          | select    | auto_sel                 | 0       |
|     sparsemux_9_2_32_1_1_U148                                |     |        | tmp_4                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U149                                |     |        | tmp_2                  | sparsemux | compactencoding_dontcare | 0       |
|     add_ln72_fu_515_p2                                       |     |        | add_ln72               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_x_U150                              |     |        | tmp_5                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U151                                |     |        | tmp_6                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U152                                |     |        | tmp_7                  | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane                                                  | 0   |        |                        |           |                          |         |
|    base_fu_125_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln34_fu_143_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_Pipeline_VITIS_LOOP_34_1                        | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U202                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane_6                                                | 0   |        |                        |           |                          |         |
|    base_fu_125_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln34_fu_143_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_6_Pipeline_VITIS_LOOP_34_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U216                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane_7                                                | 1   |        |                        |           |                          |         |
|    mul_7ns_11ns_17_1_1_U237                                  | 1   |        | base                   | mul       | auto                     | 0       |
|    add_ln34_fu_121_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_7_Pipeline_VITIS_LOOP_34_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U230                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + update_E_crit                                             | 0   |        |                        |           |                          |         |
|   + update_E_crit_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_87_2   | 0   |        |                        |           |                          |         |
|     icmp_ln86_fu_411_p2                                      |     |        | icmp_ln86              | seteq     | auto                     | 0       |
|     add_ln86_1_fu_417_p2                                     |     |        | add_ln86_1             | add       | fabric                   | 0       |
|     add_ln86_fu_429_p2                                       |     |        | add_ln86               | add       | fabric                   | 0       |
|     icmp_ln87_fu_435_p2                                      |     |        | icmp_ln87              | seteq     | auto                     | 0       |
|     select_ln86_fu_441_p3                                    |     |        | select_ln86            | select    | auto_sel                 | 0       |
|     select_ln86_1_fu_449_p3                                  |     |        | select_ln86_1          | select    | auto_sel                 | 0       |
|     empty_fu_457_p2                                          |     |        | empty                  | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U250                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U251                                |     |        | tmp_s                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U252                                |     |        | tmp_20                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U253                                |     |        | tmp_21                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U254                                |     |        | tmp_22                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln87_fu_521_p2                                       |     |        | add_ln87               | add       | fabric                   | 0       |
|   + update_E_crit_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_97_4   | 0   |        |                        |           |                          |         |
|     icmp_ln96_fu_411_p2                                      |     |        | icmp_ln96              | seteq     | auto                     | 0       |
|     add_ln96_1_fu_417_p2                                     |     |        | add_ln96_1             | add       | fabric                   | 0       |
|     add_ln96_fu_429_p2                                       |     |        | add_ln96               | add       | fabric                   | 0       |
|     icmp_ln97_fu_435_p2                                      |     |        | icmp_ln97              | seteq     | auto                     | 0       |
|     select_ln96_fu_441_p3                                    |     |        | select_ln96            | select    | auto_sel                 | 0       |
|     select_ln96_1_fu_449_p3                                  |     |        | select_ln96_1          | select    | auto_sel                 | 0       |
|     sparsemux_9_2_32_1_1_U276                                |     |        | tmp_19                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U277                                |     |        | tmp_20                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U278                                |     |        | tmp_21                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln100_fu_499_p2                                      |     |        | add_ln100              | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_x0_U279                             |     |        | tmp_23                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U280                                |     |        | tmp_24                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln97_fu_531_p2                                       |     |        | add_ln97               | add       | fabric                   | 0       |
|   + update_E_crit_Pipeline_VITIS_LOOP_106_5_VITIS_LOOP_107_6 | 0   |        |                        |           |                          |         |
|     icmp_ln106_fu_397_p2                                     |     |        | icmp_ln106             | seteq     | auto                     | 0       |
|     add_ln106_1_fu_403_p2                                    |     |        | add_ln106_1            | add       | fabric                   | 0       |
|     add_ln106_fu_415_p2                                      |     |        | add_ln106              | add       | fabric                   | 0       |
|     icmp_ln107_fu_421_p2                                     |     |        | icmp_ln107             | seteq     | auto                     | 0       |
|     select_ln106_fu_427_p3                                   |     |        | select_ln106           | select    | auto_sel                 | 0       |
|     select_ln106_1_fu_435_p3                                 |     |        | select_ln106_1         | select    | auto_sel                 | 0       |
|     empty_fu_443_p2                                          |     |        | empty                  | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U303                                |     |        | tmp_28                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln109_fu_503_p2                                      |     |        | add_ln109              | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_x0_U304                             |     |        | tmp_29                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U305                                |     |        | tmp_30                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U306                                |     |        | tmp_31                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U307                                |     |        | tmp_32                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln107_fu_535_p2                                      |     |        | add_ln107              | add       | fabric                   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_245_4_VITIS_LOOP_246_5           | 1   |        |                        |           |                          |         |
|    icmp_ln245_fu_270_p2                                      |     |        | icmp_ln245             | seteq     | auto                     | 0       |
|    add_ln245_1_fu_276_p2                                     |     |        | add_ln245_1            | add       | fabric                   | 0       |
|    add_ln245_fu_288_p2                                       |     |        | add_ln245              | add       | fabric                   | 0       |
|    icmp_ln246_fu_294_p2                                      |     |        | icmp_ln246             | seteq     | auto                     | 0       |
|    select_ln245_fu_300_p3                                    |     |        | select_ln245           | select    | auto_sel                 | 0       |
|    select_ln245_1_fu_308_p3                                  |     |        | select_ln245_1         | select    | auto_sel                 | 0       |
|    xor_val3_fu_324_p2                                        |     |        | xor_val3               | xor       | auto                     | 0       |
|    mac_muladd_5s_5s_10s_10_4_1_U358                          | 1   |        | empty_44               | mul       | dsp_slice                | 3       |
|    xor_ln8_1_fu_393_p2                                       |     |        | xor_ln8_1              | xor       | auto                     | 0       |
|    mul_5s_5s_10_1_1_U357                                     |     |        | mul_ln12               | mul       | auto                     | 0       |
|    mac_muladd_5s_5s_10s_10_4_1_U358                          | 1   |        | add_ln12               | add       | dsp_slice                | 3       |
|    icmp_ln248_fu_433_p2                                      |     |        | icmp_ln248             | setlt     | auto                     | 0       |
|    and_ln248_1_fu_438_p2                                     |     |        | and_ln248_1            | and       | auto                     | 0       |
|    and_ln248_fu_442_p2                                       |     |        | and_ln248              | and       | auto                     | 0       |
|    add_ln246_fu_372_p2                                       |     |        | add_ln246              | add       | fabric                   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_264_6                            | 0   |        |                        |           |                          |         |
|    icmp_ln264_fu_194_p2                                      |     |        | icmp_ln264             | seteq     | auto                     | 0       |
|    add_ln264_fu_200_p2                                       |     |        | add_ln264              | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_U413                                 |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_268_7                            | 0   |        |                        |           |                          |         |
|    icmp_ln268_fu_194_p2                                      |     |        | icmp_ln268             | seteq     | auto                     | 0       |
|    add_ln268_fu_200_p2                                       |     |        | add_ln268              | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_U422                                 |     |        | tmp_s                  | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane_8                                                | 0   |        |                        |           |                          |         |
|    base_fu_125_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln34_fu_143_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_8_Pipeline_VITIS_LOOP_34_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U371                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane_9                                                | 0   |        |                        |           |                          |         |
|    base_fu_125_p2                                            |     |        | base                   | sub       | fabric                   | 0       |
|    add_ln34_fu_143_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_9_Pipeline_VITIS_LOOP_34_1                      | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U385                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + wr_plane_10                                               | 0   |        |                        |           |                          |         |
|    add_ln34_fu_109_p2                                        |     |        | add_ln34               | add       | fabric                   | 0       |
|   + wr_plane_10_Pipeline_VITIS_LOOP_34_1                     | 0   |        |                        |           |                          |         |
|     icmp_ln34_fu_164_p2                                      |     |        | icmp_ln34              | seteq     | auto                     | 0       |
|     add_ln34_fu_170_p2                                       |     |        | add_ln34               | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U399                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|  + update_H_tail                                             | 0   |        |                        |           |                          |         |
|    icmp_ln122_fu_401_p2                                      |     |        | icmp_ln122             | seteq     | auto                     | 0       |
|    add_ln122_fu_407_p2                                       |     |        | add_ln122              | add       | fabric                   | 0       |
|    icmp_ln123_fu_419_p2                                      |     |        | icmp_ln123             | seteq     | auto                     | 0       |
|    select_ln122_fu_425_p3                                    |     |        | select_ln122           | select    | auto_sel                 | 0       |
|    indvars_iv_next14_mid1_fu_433_p2                          |     |        | indvars_iv_next14_mid1 | add       | fabric                   | 0       |
|    indvars_iv_next14119_fu_439_p2                            |     |        | indvars_iv_next14119   | add       | fabric                   | 0       |
|    select_ln122_1_fu_445_p3                                  |     |        | select_ln122_1         | select    | auto_sel                 | 0       |
|    select_ln122_2_fu_467_p3                                  |     |        | select_ln122_2         | select    | auto_sel                 | 0       |
|    sparsemux_9_2_32_1_1_U436                                 |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U437                                 |     |        | tmp_1                  | sparsemux | compactencoding_dontcare | 0       |
|    add_ln126_fu_515_p2                                       |     |        | add_ln126              | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_x_U438                               |     |        | tmp_2                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U439                                 |     |        | tmp_3                  | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U440                                 |     |        | tmp_4                  | sparsemux | compactencoding_dontcare | 0       |
|  + update_E_tail                                             | 0   |        |                        |           |                          |         |
|   + update_E_tail_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2 | 0   |        |                        |           |                          |         |
|     icmp_ln140_fu_347_p2                                     |     |        | icmp_ln140             | seteq     | auto                     | 0       |
|     add_ln140_1_fu_353_p2                                    |     |        | add_ln140_1            | add       | fabric                   | 0       |
|     add_ln140_fu_365_p2                                      |     |        | add_ln140              | add       | fabric                   | 0       |
|     icmp_ln141_fu_371_p2                                     |     |        | icmp_ln141             | seteq     | auto                     | 0       |
|     select_ln140_fu_377_p3                                   |     |        | select_ln140           | select    | auto_sel                 | 0       |
|     select_ln140_1_fu_385_p3                                 |     |        | select_ln140_1         | select    | auto_sel                 | 0       |
|     empty_fu_393_p2                                          |     |        | empty                  | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U457                                |     |        | tmp                    | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U458                                |     |        | tmp_s                  | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U459                                |     |        | tmp_14                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U460                                |     |        | tmp_15                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln141_fu_445_p2                                      |     |        | add_ln141              | add       | fabric                   | 0       |
|   + update_E_tail_Pipeline_VITIS_LOOP_150_3_VITIS_LOOP_151_4 | 0   |        |                        |           |                          |         |
|     icmp_ln150_fu_355_p2                                     |     |        | icmp_ln150             | seteq     | auto                     | 0       |
|     add_ln150_1_fu_361_p2                                    |     |        | add_ln150_1            | add       | fabric                   | 0       |
|     add_ln150_fu_373_p2                                      |     |        | add_ln150              | add       | fabric                   | 0       |
|     icmp_ln151_fu_379_p2                                     |     |        | icmp_ln151             | seteq     | auto                     | 0       |
|     select_ln150_fu_385_p3                                   |     |        | select_ln150           | select    | auto_sel                 | 0       |
|     select_ln150_1_fu_393_p3                                 |     |        | select_ln150_1         | select    | auto_sel                 | 0       |
|     sparsemux_9_2_32_1_1_U479                                |     |        | tmp_12                 | sparsemux | compactencoding_dontcare | 0       |
|     xor_ln153_fu_564_p2                                      |     |        | xor_ln153              | xor       | auto                     | 0       |
|     sparsemux_9_2_32_1_1_U477                                |     |        | tmp_13                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln154_fu_431_p2                                      |     |        | add_ln154              | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_x0_U478                             |     |        | tmp_15                 | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U480                                |     |        | tmp_16                 | sparsemux | compactencoding_dontcare | 0       |
|     add_ln151_fu_463_p2                                      |     |        | add_ln151              | add       | fabric                   | 0       |
+--------------------------------------------------------------+-----+--------+------------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| Name                                                     | Usage     | Type      | BRAM | URAM | Pragma | Variable                                             | Impl | Latency | Bitwidth, Depth, |
|                                                          |           |           |      |      |        |                                                      |      |         | Banks            |
+----------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+
| + fdtd                                                   |           |           | 72   | 0    |        |                                                      |      |         |                  |
|   control_s_axi_U                                        | interface | s_axilite |      |      |        |                                                      |      |         |                  |
|   control_r_s_axi_U                                      | interface | s_axilite |      |      |        |                                                      |      |         |                  |
|   gmemE_m_axi_U                                          | interface | m_axi     | 4    |      |        |                                                      |      |         |                  |
|   gmemH_m_axi_U                                          | interface | m_axi     | 4    |      |        |                                                      |      |         |                  |
|   fdtd_float_float_float_float_float_float_hx_prev1_U    | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hx_prev1    | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_prev1_35_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hx_prev1_35 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_prev1_36_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hx_prev1_36 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_prev1_37_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hx_prev1_37 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hy_prev1_U    | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hy_prev1    | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_prev1_38_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hy_prev1_38 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_prev1_39_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hy_prev1_39 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_prev1_40_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_hy_prev1_40 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ex_plane    | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plane_20_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ex_plane_20 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plane_21_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ex_plane_21 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plane_22_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ex_plane_22 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ey_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ey_plane    | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plane_23_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ey_plane_23 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plane_24_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ey_plane_24 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plane_25_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ey_plane_25 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ez_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ez_plane    | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ez_plane_26_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ez_plane_26 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ez_plane_27_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ez_plane_27 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ez_plane_28_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_ez_plane_28 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plus1_U    | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ex_plus1    | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plus1_29_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ex_plus1_29 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plus1_30_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ex_plus1_30 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ex_plus1_31_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ex_plus1_31 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_ey_plus1_U    | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ey_plus1    | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plus1_32_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ey_plus1_32 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plus1_33_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ey_plus1_33 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_ey_plus1_34_U | ram_2p    |           | 1    |      | pragma | fdtd_float_float_float_float_float_float_ey_plus1_34 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hx_plane    | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_plane_11_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hx_plane_11 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_plane_12_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hx_plane_12 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hx_plane_13_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hx_plane_13 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hy_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hy_plane    | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_plane_14_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hy_plane_14 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_plane_15_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hy_plane_15 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hy_plane_16_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hy_plane_16 | bram | 1       | 32, 256, 1       |
|   fdtd_float_float_float_float_float_float_hz_plane_U    | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hz_plane    | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hz_plane_17_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hz_plane_17 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hz_plane_18_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hz_plane_18 | bram | 1       | 32, 248, 1       |
|   fdtd_float_float_float_float_float_float_hz_plane_19_U | ram_2p    |           | 2    |      | pragma | fdtd_float_float_float_float_float_float_hz_plane_19 | bram | 1       | 32, 248, 1       |
+----------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------------------------------------+-----------------------------------+
| Type            | Options                                                                                 | Location                          |
+-----------------+-----------------------------------------------------------------------------------------+-----------------------------------+
| inline          |                                                                                         | ../3zarr.cpp:7 in isdipole        |
| inline          | off                                                                                     | ../3zarr.cpp:23 in rd_plane       |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:26 in rd_plane       |
| inline          | off                                                                                     | ../3zarr.cpp:32 in wr_plane       |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:35 in wr_plane       |
| inline          | off                                                                                     | ../3zarr.cpp:45 in update_h_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:50 in update_h_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:60 in update_h_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:70 in update_h_crit  |
| inline          | off                                                                                     | ../3zarr.cpp:83 in update_e_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:88 in update_e_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:98 in update_e_crit  |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:108 in update_e_crit |
| inline          | off                                                                                     | ../3zarr.cpp:119 in update_h_tail |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:124 in update_h_tail |
| inline          | off                                                                                     | ../3zarr.cpp:137 in update_e_tail |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:142 in update_e_tail |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:152 in update_e_tail |
| interface       | m_axi port = hx_gmem offset = slave bundle = gmemH depth = ((32 * (32 - 1)) * (70 - 1)) | ../3zarr.cpp:164 in fdtd          |
| interface       | m_axi port = hy_gmem offset = slave bundle = gmemH depth = (((32 - 1) * 32) * (70 - 1)) | ../3zarr.cpp:165 in fdtd          |
| interface       | m_axi port = hz_gmem offset = slave bundle = gmemH depth = (((32 - 1) * (32 - 1)) * 70) | ../3zarr.cpp:166 in fdtd          |
| interface       | m_axi port = ex_gmem offset = slave bundle = gmemE depth = (((32 - 1) * 32) * 70)       | ../3zarr.cpp:167 in fdtd          |
| interface       | m_axi port = ey_gmem offset = slave bundle = gmemE depth = ((32 * (32 - 1)) * 70)       | ../3zarr.cpp:168 in fdtd          |
| interface       | m_axi port = ez_gmem offset = slave bundle = gmemE depth = ((32 * 32) * (70 - 1))       | ../3zarr.cpp:169 in fdtd          |
| interface       | s_axilite port = return bundle = control                                                | ../3zarr.cpp:171 in fdtd          |
| bind_storage    | variable = hx_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:186 in fdtd          |
| bind_storage    | variable = hy_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:187 in fdtd          |
| bind_storage    | variable = hz_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:188 in fdtd          |
| bind_storage    | variable = ex_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:189 in fdtd          |
| bind_storage    | variable = ey_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:190 in fdtd          |
| bind_storage    | variable = ez_plane type = ram_2p impl = bram                                           | ../3zarr.cpp:191 in fdtd          |
| bind_storage    | variable = ex_plus1 type = ram_2p impl = bram                                           | ../3zarr.cpp:192 in fdtd          |
| bind_storage    | variable = ey_plus1 type = ram_2p impl = bram                                           | ../3zarr.cpp:193 in fdtd          |
| bind_storage    | variable = hx_prev1 type = ram_2p impl = bram                                           | ../3zarr.cpp:194 in fdtd          |
| bind_storage    | variable = hy_prev1 type = ram_2p impl = bram                                           | ../3zarr.cpp:195 in fdtd          |
| array_partition | variable = ex_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:198 in fdtd          |
| array_partition | variable = ey_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:199 in fdtd          |
| array_partition | variable = ez_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:200 in fdtd          |
| array_partition | variable = hx_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:201 in fdtd          |
| array_partition | variable = hy_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:202 in fdtd          |
| array_partition | variable = hz_plane cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:203 in fdtd          |
| array_partition | variable = ex_plus1 cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:204 in fdtd          |
| array_partition | variable = ey_plus1 cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:205 in fdtd          |
| array_partition | variable = hx_prev1 cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:206 in fdtd          |
| array_partition | variable = hy_prev1 cyclic factor = 4 dim = 2                                           | ../3zarr.cpp:207 in fdtd          |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:214 in fdtd          |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:219 in fdtd          |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:247 in fdtd          |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:265 in fdtd          |
| pipeline        | II = 1                                                                                  | ../3zarr.cpp:269 in fdtd          |
+-----------------+-----------------------------------------------------------------------------------------+-----------------------------------+


