# This script segment is generated automatically by AutoPilot

set id 886
set name rendering_mux_2538_6_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 6
set din0_signed 0
set din1_width 6
set din1_signed 0
set din2_width 6
set din2_signed 0
set din3_width 6
set din3_signed 0
set din4_width 6
set din4_signed 0
set din5_width 6
set din5_signed 0
set din6_width 6
set din6_signed 0
set din7_width 6
set din7_signed 0
set din8_width 6
set din8_signed 0
set din9_width 6
set din9_signed 0
set din10_width 6
set din10_signed 0
set din11_width 6
set din11_signed 0
set din12_width 6
set din12_signed 0
set din13_width 6
set din13_signed 0
set din14_width 6
set din14_signed 0
set din15_width 6
set din15_signed 0
set din16_width 6
set din16_signed 0
set din17_width 6
set din17_signed 0
set din18_width 6
set din18_signed 0
set din19_width 6
set din19_signed 0
set din20_width 6
set din20_signed 0
set din21_width 6
set din21_signed 0
set din22_width 6
set din22_signed 0
set din23_width 6
set din23_signed 0
set din24_width 6
set din24_signed 0
set din25_width 6
set din25_signed 0
set din26_width 6
set din26_signed 0
set din27_width 6
set din27_signed 0
set din28_width 6
set din28_signed 0
set din29_width 6
set din29_signed 0
set din30_width 6
set din30_signed 0
set din31_width 6
set din31_signed 0
set din32_width 6
set din32_signed 0
set din33_width 6
set din33_signed 0
set din34_width 6
set din34_signed 0
set din35_width 6
set din35_signed 0
set din36_width 6
set din36_signed 0
set din37_width 6
set din37_signed 0
set din38_width 6
set din38_signed 0
set din39_width 6
set din39_signed 0
set din40_width 6
set din40_signed 0
set din41_width 6
set din41_signed 0
set din42_width 6
set din42_signed 0
set din43_width 6
set din43_signed 0
set din44_width 6
set din44_signed 0
set din45_width 6
set din45_signed 0
set din46_width 6
set din46_signed 0
set din47_width 6
set din47_signed 0
set din48_width 6
set din48_signed 0
set din49_width 6
set din49_signed 0
set din50_width 6
set din50_signed 0
set din51_width 6
set din51_signed 0
set din52_width 6
set din52_signed 0
set din53_width 6
set din53_signed 0
set din54_width 6
set din54_signed 0
set din55_width 6
set din55_signed 0
set din56_width 6
set din56_signed 0
set din57_width 6
set din57_signed 0
set din58_width 6
set din58_signed 0
set din59_width 6
set din59_signed 0
set din60_width 6
set din60_signed 0
set din61_width 6
set din61_signed 0
set din62_width 6
set din62_signed 0
set din63_width 6
set din63_signed 0
set din64_width 6
set din64_signed 0
set din65_width 6
set din65_signed 0
set din66_width 6
set din66_signed 0
set din67_width 6
set din67_signed 0
set din68_width 6
set din68_signed 0
set din69_width 6
set din69_signed 0
set din70_width 6
set din70_signed 0
set din71_width 6
set din71_signed 0
set din72_width 6
set din72_signed 0
set din73_width 6
set din73_signed 0
set din74_width 6
set din74_signed 0
set din75_width 6
set din75_signed 0
set din76_width 6
set din76_signed 0
set din77_width 6
set din77_signed 0
set din78_width 6
set din78_signed 0
set din79_width 6
set din79_signed 0
set din80_width 6
set din80_signed 0
set din81_width 6
set din81_signed 0
set din82_width 6
set din82_signed 0
set din83_width 6
set din83_signed 0
set din84_width 6
set din84_signed 0
set din85_width 6
set din85_signed 0
set din86_width 6
set din86_signed 0
set din87_width 6
set din87_signed 0
set din88_width 6
set din88_signed 0
set din89_width 6
set din89_signed 0
set din90_width 6
set din90_signed 0
set din91_width 6
set din91_signed 0
set din92_width 6
set din92_signed 0
set din93_width 6
set din93_signed 0
set din94_width 6
set din94_signed 0
set din95_width 6
set din95_signed 0
set din96_width 6
set din96_signed 0
set din97_width 6
set din97_signed 0
set din98_width 6
set din98_signed 0
set din99_width 6
set din99_signed 0
set din100_width 6
set din100_signed 0
set din101_width 6
set din101_signed 0
set din102_width 6
set din102_signed 0
set din103_width 6
set din103_signed 0
set din104_width 6
set din104_signed 0
set din105_width 6
set din105_signed 0
set din106_width 6
set din106_signed 0
set din107_width 6
set din107_signed 0
set din108_width 6
set din108_signed 0
set din109_width 6
set din109_signed 0
set din110_width 6
set din110_signed 0
set din111_width 6
set din111_signed 0
set din112_width 6
set din112_signed 0
set din113_width 6
set din113_signed 0
set din114_width 6
set din114_signed 0
set din115_width 6
set din115_signed 0
set din116_width 6
set din116_signed 0
set din117_width 6
set din117_signed 0
set din118_width 6
set din118_signed 0
set din119_width 6
set din119_signed 0
set din120_width 6
set din120_signed 0
set din121_width 6
set din121_signed 0
set din122_width 6
set din122_signed 0
set din123_width 6
set din123_signed 0
set din124_width 6
set din124_signed 0
set din125_width 6
set din125_signed 0
set din126_width 6
set din126_signed 0
set din127_width 6
set din127_signed 0
set din128_width 6
set din128_signed 0
set din129_width 6
set din129_signed 0
set din130_width 6
set din130_signed 0
set din131_width 6
set din131_signed 0
set din132_width 6
set din132_signed 0
set din133_width 6
set din133_signed 0
set din134_width 6
set din134_signed 0
set din135_width 6
set din135_signed 0
set din136_width 6
set din136_signed 0
set din137_width 6
set din137_signed 0
set din138_width 6
set din138_signed 0
set din139_width 6
set din139_signed 0
set din140_width 6
set din140_signed 0
set din141_width 6
set din141_signed 0
set din142_width 6
set din142_signed 0
set din143_width 6
set din143_signed 0
set din144_width 6
set din144_signed 0
set din145_width 6
set din145_signed 0
set din146_width 6
set din146_signed 0
set din147_width 6
set din147_signed 0
set din148_width 6
set din148_signed 0
set din149_width 6
set din149_signed 0
set din150_width 6
set din150_signed 0
set din151_width 6
set din151_signed 0
set din152_width 6
set din152_signed 0
set din153_width 6
set din153_signed 0
set din154_width 6
set din154_signed 0
set din155_width 6
set din155_signed 0
set din156_width 6
set din156_signed 0
set din157_width 6
set din157_signed 0
set din158_width 6
set din158_signed 0
set din159_width 6
set din159_signed 0
set din160_width 6
set din160_signed 0
set din161_width 6
set din161_signed 0
set din162_width 6
set din162_signed 0
set din163_width 6
set din163_signed 0
set din164_width 6
set din164_signed 0
set din165_width 6
set din165_signed 0
set din166_width 6
set din166_signed 0
set din167_width 6
set din167_signed 0
set din168_width 6
set din168_signed 0
set din169_width 6
set din169_signed 0
set din170_width 6
set din170_signed 0
set din171_width 6
set din171_signed 0
set din172_width 6
set din172_signed 0
set din173_width 6
set din173_signed 0
set din174_width 6
set din174_signed 0
set din175_width 6
set din175_signed 0
set din176_width 6
set din176_signed 0
set din177_width 6
set din177_signed 0
set din178_width 6
set din178_signed 0
set din179_width 6
set din179_signed 0
set din180_width 6
set din180_signed 0
set din181_width 6
set din181_signed 0
set din182_width 6
set din182_signed 0
set din183_width 6
set din183_signed 0
set din184_width 6
set din184_signed 0
set din185_width 6
set din185_signed 0
set din186_width 6
set din186_signed 0
set din187_width 6
set din187_signed 0
set din188_width 6
set din188_signed 0
set din189_width 6
set din189_signed 0
set din190_width 6
set din190_signed 0
set din191_width 6
set din191_signed 0
set din192_width 6
set din192_signed 0
set din193_width 6
set din193_signed 0
set din194_width 6
set din194_signed 0
set din195_width 6
set din195_signed 0
set din196_width 6
set din196_signed 0
set din197_width 6
set din197_signed 0
set din198_width 6
set din198_signed 0
set din199_width 6
set din199_signed 0
set din200_width 6
set din200_signed 0
set din201_width 6
set din201_signed 0
set din202_width 6
set din202_signed 0
set din203_width 6
set din203_signed 0
set din204_width 6
set din204_signed 0
set din205_width 6
set din205_signed 0
set din206_width 6
set din206_signed 0
set din207_width 6
set din207_signed 0
set din208_width 6
set din208_signed 0
set din209_width 6
set din209_signed 0
set din210_width 6
set din210_signed 0
set din211_width 6
set din211_signed 0
set din212_width 6
set din212_signed 0
set din213_width 6
set din213_signed 0
set din214_width 6
set din214_signed 0
set din215_width 6
set din215_signed 0
set din216_width 6
set din216_signed 0
set din217_width 6
set din217_signed 0
set din218_width 6
set din218_signed 0
set din219_width 6
set din219_signed 0
set din220_width 6
set din220_signed 0
set din221_width 6
set din221_signed 0
set din222_width 6
set din222_signed 0
set din223_width 6
set din223_signed 0
set din224_width 6
set din224_signed 0
set din225_width 6
set din225_signed 0
set din226_width 6
set din226_signed 0
set din227_width 6
set din227_signed 0
set din228_width 6
set din228_signed 0
set din229_width 6
set din229_signed 0
set din230_width 6
set din230_signed 0
set din231_width 6
set din231_signed 0
set din232_width 6
set din232_signed 0
set din233_width 6
set din233_signed 0
set din234_width 6
set din234_signed 0
set din235_width 6
set din235_signed 0
set din236_width 6
set din236_signed 0
set din237_width 6
set din237_signed 0
set din238_width 6
set din238_signed 0
set din239_width 6
set din239_signed 0
set din240_width 6
set din240_signed 0
set din241_width 6
set din241_signed 0
set din242_width 6
set din242_signed 0
set din243_width 6
set din243_signed 0
set din244_width 6
set din244_signed 0
set din245_width 6
set din245_signed 0
set din246_width 6
set din246_signed 0
set din247_width 6
set din247_signed 0
set din248_width 6
set din248_signed 0
set din249_width 6
set din249_signed 0
set din250_width 6
set din250_signed 0
set din251_width 6
set din251_signed 0
set din252_width 6
set din252_signed 0
set din253_width 8
set din253_signed 0
set dout_width 6
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    din81_width ${din81_width} \
    din81_signed ${din81_signed} \
    din82_width ${din82_width} \
    din82_signed ${din82_signed} \
    din83_width ${din83_width} \
    din83_signed ${din83_signed} \
    din84_width ${din84_width} \
    din84_signed ${din84_signed} \
    din85_width ${din85_width} \
    din85_signed ${din85_signed} \
    din86_width ${din86_width} \
    din86_signed ${din86_signed} \
    din87_width ${din87_width} \
    din87_signed ${din87_signed} \
    din88_width ${din88_width} \
    din88_signed ${din88_signed} \
    din89_width ${din89_width} \
    din89_signed ${din89_signed} \
    din90_width ${din90_width} \
    din90_signed ${din90_signed} \
    din91_width ${din91_width} \
    din91_signed ${din91_signed} \
    din92_width ${din92_width} \
    din92_signed ${din92_signed} \
    din93_width ${din93_width} \
    din93_signed ${din93_signed} \
    din94_width ${din94_width} \
    din94_signed ${din94_signed} \
    din95_width ${din95_width} \
    din95_signed ${din95_signed} \
    din96_width ${din96_width} \
    din96_signed ${din96_signed} \
    din97_width ${din97_width} \
    din97_signed ${din97_signed} \
    din98_width ${din98_width} \
    din98_signed ${din98_signed} \
    din99_width ${din99_width} \
    din99_signed ${din99_signed} \
    din100_width ${din100_width} \
    din100_signed ${din100_signed} \
    din101_width ${din101_width} \
    din101_signed ${din101_signed} \
    din102_width ${din102_width} \
    din102_signed ${din102_signed} \
    din103_width ${din103_width} \
    din103_signed ${din103_signed} \
    din104_width ${din104_width} \
    din104_signed ${din104_signed} \
    din105_width ${din105_width} \
    din105_signed ${din105_signed} \
    din106_width ${din106_width} \
    din106_signed ${din106_signed} \
    din107_width ${din107_width} \
    din107_signed ${din107_signed} \
    din108_width ${din108_width} \
    din108_signed ${din108_signed} \
    din109_width ${din109_width} \
    din109_signed ${din109_signed} \
    din110_width ${din110_width} \
    din110_signed ${din110_signed} \
    din111_width ${din111_width} \
    din111_signed ${din111_signed} \
    din112_width ${din112_width} \
    din112_signed ${din112_signed} \
    din113_width ${din113_width} \
    din113_signed ${din113_signed} \
    din114_width ${din114_width} \
    din114_signed ${din114_signed} \
    din115_width ${din115_width} \
    din115_signed ${din115_signed} \
    din116_width ${din116_width} \
    din116_signed ${din116_signed} \
    din117_width ${din117_width} \
    din117_signed ${din117_signed} \
    din118_width ${din118_width} \
    din118_signed ${din118_signed} \
    din119_width ${din119_width} \
    din119_signed ${din119_signed} \
    din120_width ${din120_width} \
    din120_signed ${din120_signed} \
    din121_width ${din121_width} \
    din121_signed ${din121_signed} \
    din122_width ${din122_width} \
    din122_signed ${din122_signed} \
    din123_width ${din123_width} \
    din123_signed ${din123_signed} \
    din124_width ${din124_width} \
    din124_signed ${din124_signed} \
    din125_width ${din125_width} \
    din125_signed ${din125_signed} \
    din126_width ${din126_width} \
    din126_signed ${din126_signed} \
    din127_width ${din127_width} \
    din127_signed ${din127_signed} \
    din128_width ${din128_width} \
    din128_signed ${din128_signed} \
    din129_width ${din129_width} \
    din129_signed ${din129_signed} \
    din130_width ${din130_width} \
    din130_signed ${din130_signed} \
    din131_width ${din131_width} \
    din131_signed ${din131_signed} \
    din132_width ${din132_width} \
    din132_signed ${din132_signed} \
    din133_width ${din133_width} \
    din133_signed ${din133_signed} \
    din134_width ${din134_width} \
    din134_signed ${din134_signed} \
    din135_width ${din135_width} \
    din135_signed ${din135_signed} \
    din136_width ${din136_width} \
    din136_signed ${din136_signed} \
    din137_width ${din137_width} \
    din137_signed ${din137_signed} \
    din138_width ${din138_width} \
    din138_signed ${din138_signed} \
    din139_width ${din139_width} \
    din139_signed ${din139_signed} \
    din140_width ${din140_width} \
    din140_signed ${din140_signed} \
    din141_width ${din141_width} \
    din141_signed ${din141_signed} \
    din142_width ${din142_width} \
    din142_signed ${din142_signed} \
    din143_width ${din143_width} \
    din143_signed ${din143_signed} \
    din144_width ${din144_width} \
    din144_signed ${din144_signed} \
    din145_width ${din145_width} \
    din145_signed ${din145_signed} \
    din146_width ${din146_width} \
    din146_signed ${din146_signed} \
    din147_width ${din147_width} \
    din147_signed ${din147_signed} \
    din148_width ${din148_width} \
    din148_signed ${din148_signed} \
    din149_width ${din149_width} \
    din149_signed ${din149_signed} \
    din150_width ${din150_width} \
    din150_signed ${din150_signed} \
    din151_width ${din151_width} \
    din151_signed ${din151_signed} \
    din152_width ${din152_width} \
    din152_signed ${din152_signed} \
    din153_width ${din153_width} \
    din153_signed ${din153_signed} \
    din154_width ${din154_width} \
    din154_signed ${din154_signed} \
    din155_width ${din155_width} \
    din155_signed ${din155_signed} \
    din156_width ${din156_width} \
    din156_signed ${din156_signed} \
    din157_width ${din157_width} \
    din157_signed ${din157_signed} \
    din158_width ${din158_width} \
    din158_signed ${din158_signed} \
    din159_width ${din159_width} \
    din159_signed ${din159_signed} \
    din160_width ${din160_width} \
    din160_signed ${din160_signed} \
    din161_width ${din161_width} \
    din161_signed ${din161_signed} \
    din162_width ${din162_width} \
    din162_signed ${din162_signed} \
    din163_width ${din163_width} \
    din163_signed ${din163_signed} \
    din164_width ${din164_width} \
    din164_signed ${din164_signed} \
    din165_width ${din165_width} \
    din165_signed ${din165_signed} \
    din166_width ${din166_width} \
    din166_signed ${din166_signed} \
    din167_width ${din167_width} \
    din167_signed ${din167_signed} \
    din168_width ${din168_width} \
    din168_signed ${din168_signed} \
    din169_width ${din169_width} \
    din169_signed ${din169_signed} \
    din170_width ${din170_width} \
    din170_signed ${din170_signed} \
    din171_width ${din171_width} \
    din171_signed ${din171_signed} \
    din172_width ${din172_width} \
    din172_signed ${din172_signed} \
    din173_width ${din173_width} \
    din173_signed ${din173_signed} \
    din174_width ${din174_width} \
    din174_signed ${din174_signed} \
    din175_width ${din175_width} \
    din175_signed ${din175_signed} \
    din176_width ${din176_width} \
    din176_signed ${din176_signed} \
    din177_width ${din177_width} \
    din177_signed ${din177_signed} \
    din178_width ${din178_width} \
    din178_signed ${din178_signed} \
    din179_width ${din179_width} \
    din179_signed ${din179_signed} \
    din180_width ${din180_width} \
    din180_signed ${din180_signed} \
    din181_width ${din181_width} \
    din181_signed ${din181_signed} \
    din182_width ${din182_width} \
    din182_signed ${din182_signed} \
    din183_width ${din183_width} \
    din183_signed ${din183_signed} \
    din184_width ${din184_width} \
    din184_signed ${din184_signed} \
    din185_width ${din185_width} \
    din185_signed ${din185_signed} \
    din186_width ${din186_width} \
    din186_signed ${din186_signed} \
    din187_width ${din187_width} \
    din187_signed ${din187_signed} \
    din188_width ${din188_width} \
    din188_signed ${din188_signed} \
    din189_width ${din189_width} \
    din189_signed ${din189_signed} \
    din190_width ${din190_width} \
    din190_signed ${din190_signed} \
    din191_width ${din191_width} \
    din191_signed ${din191_signed} \
    din192_width ${din192_width} \
    din192_signed ${din192_signed} \
    din193_width ${din193_width} \
    din193_signed ${din193_signed} \
    din194_width ${din194_width} \
    din194_signed ${din194_signed} \
    din195_width ${din195_width} \
    din195_signed ${din195_signed} \
    din196_width ${din196_width} \
    din196_signed ${din196_signed} \
    din197_width ${din197_width} \
    din197_signed ${din197_signed} \
    din198_width ${din198_width} \
    din198_signed ${din198_signed} \
    din199_width ${din199_width} \
    din199_signed ${din199_signed} \
    din200_width ${din200_width} \
    din200_signed ${din200_signed} \
    din201_width ${din201_width} \
    din201_signed ${din201_signed} \
    din202_width ${din202_width} \
    din202_signed ${din202_signed} \
    din203_width ${din203_width} \
    din203_signed ${din203_signed} \
    din204_width ${din204_width} \
    din204_signed ${din204_signed} \
    din205_width ${din205_width} \
    din205_signed ${din205_signed} \
    din206_width ${din206_width} \
    din206_signed ${din206_signed} \
    din207_width ${din207_width} \
    din207_signed ${din207_signed} \
    din208_width ${din208_width} \
    din208_signed ${din208_signed} \
    din209_width ${din209_width} \
    din209_signed ${din209_signed} \
    din210_width ${din210_width} \
    din210_signed ${din210_signed} \
    din211_width ${din211_width} \
    din211_signed ${din211_signed} \
    din212_width ${din212_width} \
    din212_signed ${din212_signed} \
    din213_width ${din213_width} \
    din213_signed ${din213_signed} \
    din214_width ${din214_width} \
    din214_signed ${din214_signed} \
    din215_width ${din215_width} \
    din215_signed ${din215_signed} \
    din216_width ${din216_width} \
    din216_signed ${din216_signed} \
    din217_width ${din217_width} \
    din217_signed ${din217_signed} \
    din218_width ${din218_width} \
    din218_signed ${din218_signed} \
    din219_width ${din219_width} \
    din219_signed ${din219_signed} \
    din220_width ${din220_width} \
    din220_signed ${din220_signed} \
    din221_width ${din221_width} \
    din221_signed ${din221_signed} \
    din222_width ${din222_width} \
    din222_signed ${din222_signed} \
    din223_width ${din223_width} \
    din223_signed ${din223_signed} \
    din224_width ${din224_width} \
    din224_signed ${din224_signed} \
    din225_width ${din225_width} \
    din225_signed ${din225_signed} \
    din226_width ${din226_width} \
    din226_signed ${din226_signed} \
    din227_width ${din227_width} \
    din227_signed ${din227_signed} \
    din228_width ${din228_width} \
    din228_signed ${din228_signed} \
    din229_width ${din229_width} \
    din229_signed ${din229_signed} \
    din230_width ${din230_width} \
    din230_signed ${din230_signed} \
    din231_width ${din231_width} \
    din231_signed ${din231_signed} \
    din232_width ${din232_width} \
    din232_signed ${din232_signed} \
    din233_width ${din233_width} \
    din233_signed ${din233_signed} \
    din234_width ${din234_width} \
    din234_signed ${din234_signed} \
    din235_width ${din235_width} \
    din235_signed ${din235_signed} \
    din236_width ${din236_width} \
    din236_signed ${din236_signed} \
    din237_width ${din237_width} \
    din237_signed ${din237_signed} \
    din238_width ${din238_width} \
    din238_signed ${din238_signed} \
    din239_width ${din239_width} \
    din239_signed ${din239_signed} \
    din240_width ${din240_width} \
    din240_signed ${din240_signed} \
    din241_width ${din241_width} \
    din241_signed ${din241_signed} \
    din242_width ${din242_width} \
    din242_signed ${din242_signed} \
    din243_width ${din243_width} \
    din243_signed ${din243_signed} \
    din244_width ${din244_width} \
    din244_signed ${din244_signed} \
    din245_width ${din245_width} \
    din245_signed ${din245_signed} \
    din246_width ${din246_width} \
    din246_signed ${din246_signed} \
    din247_width ${din247_width} \
    din247_signed ${din247_signed} \
    din248_width ${din248_width} \
    din248_signed ${din248_signed} \
    din249_width ${din249_width} \
    din249_signed ${din249_signed} \
    din250_width ${din250_width} \
    din250_signed ${din250_signed} \
    din251_width ${din251_width} \
    din251_signed ${din251_signed} \
    din252_width ${din252_width} \
    din252_signed ${din252_signed} \
    din253_width ${din253_width} \
    din253_signed ${din253_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name frame_buffer_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_0 \
    op interface \
    ports { frame_buffer_0_address0 { O 8 vector } frame_buffer_0_ce0 { O 1 bit } frame_buffer_0_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name frame_buffer_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_4 \
    op interface \
    ports { frame_buffer_4_address0 { O 8 vector } frame_buffer_4_ce0 { O 1 bit } frame_buffer_4_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name frame_buffer_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_8 \
    op interface \
    ports { frame_buffer_8_address0 { O 8 vector } frame_buffer_8_ce0 { O 1 bit } frame_buffer_8_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name frame_buffer_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_12 \
    op interface \
    ports { frame_buffer_12_address0 { O 8 vector } frame_buffer_12_ce0 { O 1 bit } frame_buffer_12_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name frame_buffer_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_16 \
    op interface \
    ports { frame_buffer_16_address0 { O 8 vector } frame_buffer_16_ce0 { O 1 bit } frame_buffer_16_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name frame_buffer_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_20 \
    op interface \
    ports { frame_buffer_20_address0 { O 8 vector } frame_buffer_20_ce0 { O 1 bit } frame_buffer_20_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name frame_buffer_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_24 \
    op interface \
    ports { frame_buffer_24_address0 { O 8 vector } frame_buffer_24_ce0 { O 1 bit } frame_buffer_24_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name frame_buffer_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_28 \
    op interface \
    ports { frame_buffer_28_address0 { O 8 vector } frame_buffer_28_ce0 { O 1 bit } frame_buffer_28_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name frame_buffer_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_32 \
    op interface \
    ports { frame_buffer_32_address0 { O 8 vector } frame_buffer_32_ce0 { O 1 bit } frame_buffer_32_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name frame_buffer_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_36 \
    op interface \
    ports { frame_buffer_36_address0 { O 8 vector } frame_buffer_36_ce0 { O 1 bit } frame_buffer_36_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name frame_buffer_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_40 \
    op interface \
    ports { frame_buffer_40_address0 { O 8 vector } frame_buffer_40_ce0 { O 1 bit } frame_buffer_40_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name frame_buffer_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_44 \
    op interface \
    ports { frame_buffer_44_address0 { O 8 vector } frame_buffer_44_ce0 { O 1 bit } frame_buffer_44_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name frame_buffer_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_48 \
    op interface \
    ports { frame_buffer_48_address0 { O 8 vector } frame_buffer_48_ce0 { O 1 bit } frame_buffer_48_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name frame_buffer_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_52 \
    op interface \
    ports { frame_buffer_52_address0 { O 8 vector } frame_buffer_52_ce0 { O 1 bit } frame_buffer_52_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name frame_buffer_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_56 \
    op interface \
    ports { frame_buffer_56_address0 { O 8 vector } frame_buffer_56_ce0 { O 1 bit } frame_buffer_56_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 906 \
    name frame_buffer_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_60 \
    op interface \
    ports { frame_buffer_60_address0 { O 8 vector } frame_buffer_60_ce0 { O 1 bit } frame_buffer_60_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 907 \
    name frame_buffer_64 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_64 \
    op interface \
    ports { frame_buffer_64_address0 { O 8 vector } frame_buffer_64_ce0 { O 1 bit } frame_buffer_64_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 908 \
    name frame_buffer_68 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_68 \
    op interface \
    ports { frame_buffer_68_address0 { O 8 vector } frame_buffer_68_ce0 { O 1 bit } frame_buffer_68_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 909 \
    name frame_buffer_72 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_72 \
    op interface \
    ports { frame_buffer_72_address0 { O 8 vector } frame_buffer_72_ce0 { O 1 bit } frame_buffer_72_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 910 \
    name frame_buffer_76 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_76 \
    op interface \
    ports { frame_buffer_76_address0 { O 8 vector } frame_buffer_76_ce0 { O 1 bit } frame_buffer_76_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 911 \
    name frame_buffer_80 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_80 \
    op interface \
    ports { frame_buffer_80_address0 { O 8 vector } frame_buffer_80_ce0 { O 1 bit } frame_buffer_80_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 912 \
    name frame_buffer_84 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_84 \
    op interface \
    ports { frame_buffer_84_address0 { O 8 vector } frame_buffer_84_ce0 { O 1 bit } frame_buffer_84_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 913 \
    name frame_buffer_88 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_88 \
    op interface \
    ports { frame_buffer_88_address0 { O 8 vector } frame_buffer_88_ce0 { O 1 bit } frame_buffer_88_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 914 \
    name frame_buffer_92 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_92 \
    op interface \
    ports { frame_buffer_92_address0 { O 8 vector } frame_buffer_92_ce0 { O 1 bit } frame_buffer_92_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 915 \
    name frame_buffer_96 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_96 \
    op interface \
    ports { frame_buffer_96_address0 { O 8 vector } frame_buffer_96_ce0 { O 1 bit } frame_buffer_96_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 916 \
    name frame_buffer_100 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_100 \
    op interface \
    ports { frame_buffer_100_address0 { O 8 vector } frame_buffer_100_ce0 { O 1 bit } frame_buffer_100_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 917 \
    name frame_buffer_104 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_104 \
    op interface \
    ports { frame_buffer_104_address0 { O 8 vector } frame_buffer_104_ce0 { O 1 bit } frame_buffer_104_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 918 \
    name frame_buffer_108 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_108 \
    op interface \
    ports { frame_buffer_108_address0 { O 8 vector } frame_buffer_108_ce0 { O 1 bit } frame_buffer_108_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 919 \
    name frame_buffer_112 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_112 \
    op interface \
    ports { frame_buffer_112_address0 { O 8 vector } frame_buffer_112_ce0 { O 1 bit } frame_buffer_112_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 920 \
    name frame_buffer_116 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_116 \
    op interface \
    ports { frame_buffer_116_address0 { O 8 vector } frame_buffer_116_ce0 { O 1 bit } frame_buffer_116_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 921 \
    name frame_buffer_120 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_120 \
    op interface \
    ports { frame_buffer_120_address0 { O 8 vector } frame_buffer_120_ce0 { O 1 bit } frame_buffer_120_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 922 \
    name frame_buffer_124 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_124 \
    op interface \
    ports { frame_buffer_124_address0 { O 8 vector } frame_buffer_124_ce0 { O 1 bit } frame_buffer_124_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 923 \
    name frame_buffer_128 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_128 \
    op interface \
    ports { frame_buffer_128_address0 { O 8 vector } frame_buffer_128_ce0 { O 1 bit } frame_buffer_128_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_128'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 924 \
    name frame_buffer_132 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_132 \
    op interface \
    ports { frame_buffer_132_address0 { O 8 vector } frame_buffer_132_ce0 { O 1 bit } frame_buffer_132_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_132'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 925 \
    name frame_buffer_136 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_136 \
    op interface \
    ports { frame_buffer_136_address0 { O 8 vector } frame_buffer_136_ce0 { O 1 bit } frame_buffer_136_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_136'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 926 \
    name frame_buffer_140 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_140 \
    op interface \
    ports { frame_buffer_140_address0 { O 8 vector } frame_buffer_140_ce0 { O 1 bit } frame_buffer_140_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_140'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 927 \
    name frame_buffer_144 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_144 \
    op interface \
    ports { frame_buffer_144_address0 { O 8 vector } frame_buffer_144_ce0 { O 1 bit } frame_buffer_144_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_144'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 928 \
    name frame_buffer_148 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_148 \
    op interface \
    ports { frame_buffer_148_address0 { O 8 vector } frame_buffer_148_ce0 { O 1 bit } frame_buffer_148_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_148'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 929 \
    name frame_buffer_152 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_152 \
    op interface \
    ports { frame_buffer_152_address0 { O 8 vector } frame_buffer_152_ce0 { O 1 bit } frame_buffer_152_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_152'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 930 \
    name frame_buffer_156 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_156 \
    op interface \
    ports { frame_buffer_156_address0 { O 8 vector } frame_buffer_156_ce0 { O 1 bit } frame_buffer_156_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_156'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 931 \
    name frame_buffer_160 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_160 \
    op interface \
    ports { frame_buffer_160_address0 { O 8 vector } frame_buffer_160_ce0 { O 1 bit } frame_buffer_160_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_160'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 932 \
    name frame_buffer_164 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_164 \
    op interface \
    ports { frame_buffer_164_address0 { O 8 vector } frame_buffer_164_ce0 { O 1 bit } frame_buffer_164_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_164'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 933 \
    name frame_buffer_168 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_168 \
    op interface \
    ports { frame_buffer_168_address0 { O 8 vector } frame_buffer_168_ce0 { O 1 bit } frame_buffer_168_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_168'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 934 \
    name frame_buffer_172 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_172 \
    op interface \
    ports { frame_buffer_172_address0 { O 8 vector } frame_buffer_172_ce0 { O 1 bit } frame_buffer_172_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_172'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 935 \
    name frame_buffer_176 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_176 \
    op interface \
    ports { frame_buffer_176_address0 { O 8 vector } frame_buffer_176_ce0 { O 1 bit } frame_buffer_176_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_176'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 936 \
    name frame_buffer_180 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_180 \
    op interface \
    ports { frame_buffer_180_address0 { O 8 vector } frame_buffer_180_ce0 { O 1 bit } frame_buffer_180_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_180'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 937 \
    name frame_buffer_184 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_184 \
    op interface \
    ports { frame_buffer_184_address0 { O 8 vector } frame_buffer_184_ce0 { O 1 bit } frame_buffer_184_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_184'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 938 \
    name frame_buffer_188 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_188 \
    op interface \
    ports { frame_buffer_188_address0 { O 8 vector } frame_buffer_188_ce0 { O 1 bit } frame_buffer_188_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_188'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 939 \
    name frame_buffer_192 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_192 \
    op interface \
    ports { frame_buffer_192_address0 { O 8 vector } frame_buffer_192_ce0 { O 1 bit } frame_buffer_192_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_192'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 940 \
    name frame_buffer_196 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_196 \
    op interface \
    ports { frame_buffer_196_address0 { O 8 vector } frame_buffer_196_ce0 { O 1 bit } frame_buffer_196_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_196'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 941 \
    name frame_buffer_200 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_200 \
    op interface \
    ports { frame_buffer_200_address0 { O 8 vector } frame_buffer_200_ce0 { O 1 bit } frame_buffer_200_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_200'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 942 \
    name frame_buffer_204 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_204 \
    op interface \
    ports { frame_buffer_204_address0 { O 8 vector } frame_buffer_204_ce0 { O 1 bit } frame_buffer_204_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_204'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 943 \
    name frame_buffer_208 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_208 \
    op interface \
    ports { frame_buffer_208_address0 { O 8 vector } frame_buffer_208_ce0 { O 1 bit } frame_buffer_208_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_208'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 944 \
    name frame_buffer_212 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_212 \
    op interface \
    ports { frame_buffer_212_address0 { O 8 vector } frame_buffer_212_ce0 { O 1 bit } frame_buffer_212_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_212'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 945 \
    name frame_buffer_216 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_216 \
    op interface \
    ports { frame_buffer_216_address0 { O 8 vector } frame_buffer_216_ce0 { O 1 bit } frame_buffer_216_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_216'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 946 \
    name frame_buffer_220 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_220 \
    op interface \
    ports { frame_buffer_220_address0 { O 8 vector } frame_buffer_220_ce0 { O 1 bit } frame_buffer_220_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_220'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 947 \
    name frame_buffer_224 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_224 \
    op interface \
    ports { frame_buffer_224_address0 { O 8 vector } frame_buffer_224_ce0 { O 1 bit } frame_buffer_224_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_224'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 948 \
    name frame_buffer_228 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_228 \
    op interface \
    ports { frame_buffer_228_address0 { O 8 vector } frame_buffer_228_ce0 { O 1 bit } frame_buffer_228_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_228'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 949 \
    name frame_buffer_232 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_232 \
    op interface \
    ports { frame_buffer_232_address0 { O 8 vector } frame_buffer_232_ce0 { O 1 bit } frame_buffer_232_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_232'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 950 \
    name frame_buffer_236 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_236 \
    op interface \
    ports { frame_buffer_236_address0 { O 8 vector } frame_buffer_236_ce0 { O 1 bit } frame_buffer_236_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_236'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 951 \
    name frame_buffer_240 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_240 \
    op interface \
    ports { frame_buffer_240_address0 { O 8 vector } frame_buffer_240_ce0 { O 1 bit } frame_buffer_240_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_240'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 952 \
    name frame_buffer_244 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_244 \
    op interface \
    ports { frame_buffer_244_address0 { O 8 vector } frame_buffer_244_ce0 { O 1 bit } frame_buffer_244_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_244'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 953 \
    name frame_buffer_248 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_248 \
    op interface \
    ports { frame_buffer_248_address0 { O 8 vector } frame_buffer_248_ce0 { O 1 bit } frame_buffer_248_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_248'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 954 \
    name frame_buffer_252 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_252 \
    op interface \
    ports { frame_buffer_252_address0 { O 8 vector } frame_buffer_252_ce0 { O 1 bit } frame_buffer_252_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_252'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 955 \
    name frame_buffer_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_1 \
    op interface \
    ports { frame_buffer_1_address0 { O 8 vector } frame_buffer_1_ce0 { O 1 bit } frame_buffer_1_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 956 \
    name frame_buffer_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_5 \
    op interface \
    ports { frame_buffer_5_address0 { O 8 vector } frame_buffer_5_ce0 { O 1 bit } frame_buffer_5_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 957 \
    name frame_buffer_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_9 \
    op interface \
    ports { frame_buffer_9_address0 { O 8 vector } frame_buffer_9_ce0 { O 1 bit } frame_buffer_9_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 958 \
    name frame_buffer_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_13 \
    op interface \
    ports { frame_buffer_13_address0 { O 8 vector } frame_buffer_13_ce0 { O 1 bit } frame_buffer_13_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 959 \
    name frame_buffer_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_17 \
    op interface \
    ports { frame_buffer_17_address0 { O 8 vector } frame_buffer_17_ce0 { O 1 bit } frame_buffer_17_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 960 \
    name frame_buffer_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_21 \
    op interface \
    ports { frame_buffer_21_address0 { O 8 vector } frame_buffer_21_ce0 { O 1 bit } frame_buffer_21_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 961 \
    name frame_buffer_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_25 \
    op interface \
    ports { frame_buffer_25_address0 { O 8 vector } frame_buffer_25_ce0 { O 1 bit } frame_buffer_25_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 962 \
    name frame_buffer_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_29 \
    op interface \
    ports { frame_buffer_29_address0 { O 8 vector } frame_buffer_29_ce0 { O 1 bit } frame_buffer_29_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 963 \
    name frame_buffer_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_33 \
    op interface \
    ports { frame_buffer_33_address0 { O 8 vector } frame_buffer_33_ce0 { O 1 bit } frame_buffer_33_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 964 \
    name frame_buffer_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_37 \
    op interface \
    ports { frame_buffer_37_address0 { O 8 vector } frame_buffer_37_ce0 { O 1 bit } frame_buffer_37_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 965 \
    name frame_buffer_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_41 \
    op interface \
    ports { frame_buffer_41_address0 { O 8 vector } frame_buffer_41_ce0 { O 1 bit } frame_buffer_41_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 966 \
    name frame_buffer_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_45 \
    op interface \
    ports { frame_buffer_45_address0 { O 8 vector } frame_buffer_45_ce0 { O 1 bit } frame_buffer_45_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 967 \
    name frame_buffer_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_49 \
    op interface \
    ports { frame_buffer_49_address0 { O 8 vector } frame_buffer_49_ce0 { O 1 bit } frame_buffer_49_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 968 \
    name frame_buffer_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_53 \
    op interface \
    ports { frame_buffer_53_address0 { O 8 vector } frame_buffer_53_ce0 { O 1 bit } frame_buffer_53_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 969 \
    name frame_buffer_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_57 \
    op interface \
    ports { frame_buffer_57_address0 { O 8 vector } frame_buffer_57_ce0 { O 1 bit } frame_buffer_57_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 970 \
    name frame_buffer_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_61 \
    op interface \
    ports { frame_buffer_61_address0 { O 8 vector } frame_buffer_61_ce0 { O 1 bit } frame_buffer_61_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 971 \
    name frame_buffer_65 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_65 \
    op interface \
    ports { frame_buffer_65_address0 { O 8 vector } frame_buffer_65_ce0 { O 1 bit } frame_buffer_65_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 972 \
    name frame_buffer_69 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_69 \
    op interface \
    ports { frame_buffer_69_address0 { O 8 vector } frame_buffer_69_ce0 { O 1 bit } frame_buffer_69_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 973 \
    name frame_buffer_73 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_73 \
    op interface \
    ports { frame_buffer_73_address0 { O 8 vector } frame_buffer_73_ce0 { O 1 bit } frame_buffer_73_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name frame_buffer_77 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_77 \
    op interface \
    ports { frame_buffer_77_address0 { O 8 vector } frame_buffer_77_ce0 { O 1 bit } frame_buffer_77_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name frame_buffer_81 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_81 \
    op interface \
    ports { frame_buffer_81_address0 { O 8 vector } frame_buffer_81_ce0 { O 1 bit } frame_buffer_81_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 976 \
    name frame_buffer_85 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_85 \
    op interface \
    ports { frame_buffer_85_address0 { O 8 vector } frame_buffer_85_ce0 { O 1 bit } frame_buffer_85_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 977 \
    name frame_buffer_89 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_89 \
    op interface \
    ports { frame_buffer_89_address0 { O 8 vector } frame_buffer_89_ce0 { O 1 bit } frame_buffer_89_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 978 \
    name frame_buffer_93 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_93 \
    op interface \
    ports { frame_buffer_93_address0 { O 8 vector } frame_buffer_93_ce0 { O 1 bit } frame_buffer_93_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 979 \
    name frame_buffer_97 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_97 \
    op interface \
    ports { frame_buffer_97_address0 { O 8 vector } frame_buffer_97_ce0 { O 1 bit } frame_buffer_97_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_97'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 980 \
    name frame_buffer_101 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_101 \
    op interface \
    ports { frame_buffer_101_address0 { O 8 vector } frame_buffer_101_ce0 { O 1 bit } frame_buffer_101_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 981 \
    name frame_buffer_105 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_105 \
    op interface \
    ports { frame_buffer_105_address0 { O 8 vector } frame_buffer_105_ce0 { O 1 bit } frame_buffer_105_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 982 \
    name frame_buffer_109 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_109 \
    op interface \
    ports { frame_buffer_109_address0 { O 8 vector } frame_buffer_109_ce0 { O 1 bit } frame_buffer_109_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_109'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 983 \
    name frame_buffer_113 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_113 \
    op interface \
    ports { frame_buffer_113_address0 { O 8 vector } frame_buffer_113_ce0 { O 1 bit } frame_buffer_113_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_113'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 984 \
    name frame_buffer_117 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_117 \
    op interface \
    ports { frame_buffer_117_address0 { O 8 vector } frame_buffer_117_ce0 { O 1 bit } frame_buffer_117_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_117'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 985 \
    name frame_buffer_121 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_121 \
    op interface \
    ports { frame_buffer_121_address0 { O 8 vector } frame_buffer_121_ce0 { O 1 bit } frame_buffer_121_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_121'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 986 \
    name frame_buffer_125 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_125 \
    op interface \
    ports { frame_buffer_125_address0 { O 8 vector } frame_buffer_125_ce0 { O 1 bit } frame_buffer_125_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_125'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 987 \
    name frame_buffer_129 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_129 \
    op interface \
    ports { frame_buffer_129_address0 { O 8 vector } frame_buffer_129_ce0 { O 1 bit } frame_buffer_129_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_129'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 988 \
    name frame_buffer_133 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_133 \
    op interface \
    ports { frame_buffer_133_address0 { O 8 vector } frame_buffer_133_ce0 { O 1 bit } frame_buffer_133_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_133'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 989 \
    name frame_buffer_137 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_137 \
    op interface \
    ports { frame_buffer_137_address0 { O 8 vector } frame_buffer_137_ce0 { O 1 bit } frame_buffer_137_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_137'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 990 \
    name frame_buffer_141 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_141 \
    op interface \
    ports { frame_buffer_141_address0 { O 8 vector } frame_buffer_141_ce0 { O 1 bit } frame_buffer_141_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_141'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 991 \
    name frame_buffer_145 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_145 \
    op interface \
    ports { frame_buffer_145_address0 { O 8 vector } frame_buffer_145_ce0 { O 1 bit } frame_buffer_145_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_145'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 992 \
    name frame_buffer_149 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_149 \
    op interface \
    ports { frame_buffer_149_address0 { O 8 vector } frame_buffer_149_ce0 { O 1 bit } frame_buffer_149_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_149'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 993 \
    name frame_buffer_153 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_153 \
    op interface \
    ports { frame_buffer_153_address0 { O 8 vector } frame_buffer_153_ce0 { O 1 bit } frame_buffer_153_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_153'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 994 \
    name frame_buffer_157 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_157 \
    op interface \
    ports { frame_buffer_157_address0 { O 8 vector } frame_buffer_157_ce0 { O 1 bit } frame_buffer_157_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_157'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 995 \
    name frame_buffer_161 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_161 \
    op interface \
    ports { frame_buffer_161_address0 { O 8 vector } frame_buffer_161_ce0 { O 1 bit } frame_buffer_161_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_161'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 996 \
    name frame_buffer_165 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_165 \
    op interface \
    ports { frame_buffer_165_address0 { O 8 vector } frame_buffer_165_ce0 { O 1 bit } frame_buffer_165_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_165'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 997 \
    name frame_buffer_169 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_169 \
    op interface \
    ports { frame_buffer_169_address0 { O 8 vector } frame_buffer_169_ce0 { O 1 bit } frame_buffer_169_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_169'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 998 \
    name frame_buffer_173 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_173 \
    op interface \
    ports { frame_buffer_173_address0 { O 8 vector } frame_buffer_173_ce0 { O 1 bit } frame_buffer_173_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_173'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 999 \
    name frame_buffer_177 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_177 \
    op interface \
    ports { frame_buffer_177_address0 { O 8 vector } frame_buffer_177_ce0 { O 1 bit } frame_buffer_177_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_177'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1000 \
    name frame_buffer_181 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_181 \
    op interface \
    ports { frame_buffer_181_address0 { O 8 vector } frame_buffer_181_ce0 { O 1 bit } frame_buffer_181_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_181'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1001 \
    name frame_buffer_185 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_185 \
    op interface \
    ports { frame_buffer_185_address0 { O 8 vector } frame_buffer_185_ce0 { O 1 bit } frame_buffer_185_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_185'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1002 \
    name frame_buffer_189 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_189 \
    op interface \
    ports { frame_buffer_189_address0 { O 8 vector } frame_buffer_189_ce0 { O 1 bit } frame_buffer_189_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_189'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1003 \
    name frame_buffer_193 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_193 \
    op interface \
    ports { frame_buffer_193_address0 { O 8 vector } frame_buffer_193_ce0 { O 1 bit } frame_buffer_193_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_193'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1004 \
    name frame_buffer_197 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_197 \
    op interface \
    ports { frame_buffer_197_address0 { O 8 vector } frame_buffer_197_ce0 { O 1 bit } frame_buffer_197_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_197'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1005 \
    name frame_buffer_201 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_201 \
    op interface \
    ports { frame_buffer_201_address0 { O 8 vector } frame_buffer_201_ce0 { O 1 bit } frame_buffer_201_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_201'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1006 \
    name frame_buffer_205 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_205 \
    op interface \
    ports { frame_buffer_205_address0 { O 8 vector } frame_buffer_205_ce0 { O 1 bit } frame_buffer_205_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_205'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1007 \
    name frame_buffer_209 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_209 \
    op interface \
    ports { frame_buffer_209_address0 { O 8 vector } frame_buffer_209_ce0 { O 1 bit } frame_buffer_209_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_209'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1008 \
    name frame_buffer_213 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_213 \
    op interface \
    ports { frame_buffer_213_address0 { O 8 vector } frame_buffer_213_ce0 { O 1 bit } frame_buffer_213_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_213'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1009 \
    name frame_buffer_217 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_217 \
    op interface \
    ports { frame_buffer_217_address0 { O 8 vector } frame_buffer_217_ce0 { O 1 bit } frame_buffer_217_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_217'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1010 \
    name frame_buffer_221 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_221 \
    op interface \
    ports { frame_buffer_221_address0 { O 8 vector } frame_buffer_221_ce0 { O 1 bit } frame_buffer_221_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_221'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1011 \
    name frame_buffer_225 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_225 \
    op interface \
    ports { frame_buffer_225_address0 { O 8 vector } frame_buffer_225_ce0 { O 1 bit } frame_buffer_225_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_225'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1012 \
    name frame_buffer_229 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_229 \
    op interface \
    ports { frame_buffer_229_address0 { O 8 vector } frame_buffer_229_ce0 { O 1 bit } frame_buffer_229_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_229'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1013 \
    name frame_buffer_233 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_233 \
    op interface \
    ports { frame_buffer_233_address0 { O 8 vector } frame_buffer_233_ce0 { O 1 bit } frame_buffer_233_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_233'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1014 \
    name frame_buffer_237 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_237 \
    op interface \
    ports { frame_buffer_237_address0 { O 8 vector } frame_buffer_237_ce0 { O 1 bit } frame_buffer_237_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_237'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1015 \
    name frame_buffer_241 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_241 \
    op interface \
    ports { frame_buffer_241_address0 { O 8 vector } frame_buffer_241_ce0 { O 1 bit } frame_buffer_241_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_241'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1016 \
    name frame_buffer_245 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_245 \
    op interface \
    ports { frame_buffer_245_address0 { O 8 vector } frame_buffer_245_ce0 { O 1 bit } frame_buffer_245_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_245'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1017 \
    name frame_buffer_249 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_249 \
    op interface \
    ports { frame_buffer_249_address0 { O 8 vector } frame_buffer_249_ce0 { O 1 bit } frame_buffer_249_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_249'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1018 \
    name frame_buffer_253 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_253 \
    op interface \
    ports { frame_buffer_253_address0 { O 8 vector } frame_buffer_253_ce0 { O 1 bit } frame_buffer_253_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_253'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1019 \
    name frame_buffer_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_2 \
    op interface \
    ports { frame_buffer_2_address0 { O 8 vector } frame_buffer_2_ce0 { O 1 bit } frame_buffer_2_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1020 \
    name frame_buffer_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_6 \
    op interface \
    ports { frame_buffer_6_address0 { O 8 vector } frame_buffer_6_ce0 { O 1 bit } frame_buffer_6_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1021 \
    name frame_buffer_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_10 \
    op interface \
    ports { frame_buffer_10_address0 { O 8 vector } frame_buffer_10_ce0 { O 1 bit } frame_buffer_10_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1022 \
    name frame_buffer_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_14 \
    op interface \
    ports { frame_buffer_14_address0 { O 8 vector } frame_buffer_14_ce0 { O 1 bit } frame_buffer_14_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1023 \
    name frame_buffer_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_18 \
    op interface \
    ports { frame_buffer_18_address0 { O 8 vector } frame_buffer_18_ce0 { O 1 bit } frame_buffer_18_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1024 \
    name frame_buffer_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_22 \
    op interface \
    ports { frame_buffer_22_address0 { O 8 vector } frame_buffer_22_ce0 { O 1 bit } frame_buffer_22_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1025 \
    name frame_buffer_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_26 \
    op interface \
    ports { frame_buffer_26_address0 { O 8 vector } frame_buffer_26_ce0 { O 1 bit } frame_buffer_26_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1026 \
    name frame_buffer_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_30 \
    op interface \
    ports { frame_buffer_30_address0 { O 8 vector } frame_buffer_30_ce0 { O 1 bit } frame_buffer_30_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1027 \
    name frame_buffer_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_34 \
    op interface \
    ports { frame_buffer_34_address0 { O 8 vector } frame_buffer_34_ce0 { O 1 bit } frame_buffer_34_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1028 \
    name frame_buffer_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_38 \
    op interface \
    ports { frame_buffer_38_address0 { O 8 vector } frame_buffer_38_ce0 { O 1 bit } frame_buffer_38_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1029 \
    name frame_buffer_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_42 \
    op interface \
    ports { frame_buffer_42_address0 { O 8 vector } frame_buffer_42_ce0 { O 1 bit } frame_buffer_42_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1030 \
    name frame_buffer_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_46 \
    op interface \
    ports { frame_buffer_46_address0 { O 8 vector } frame_buffer_46_ce0 { O 1 bit } frame_buffer_46_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1031 \
    name frame_buffer_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_50 \
    op interface \
    ports { frame_buffer_50_address0 { O 8 vector } frame_buffer_50_ce0 { O 1 bit } frame_buffer_50_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1032 \
    name frame_buffer_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_54 \
    op interface \
    ports { frame_buffer_54_address0 { O 8 vector } frame_buffer_54_ce0 { O 1 bit } frame_buffer_54_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1033 \
    name frame_buffer_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_58 \
    op interface \
    ports { frame_buffer_58_address0 { O 8 vector } frame_buffer_58_ce0 { O 1 bit } frame_buffer_58_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1034 \
    name frame_buffer_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_62 \
    op interface \
    ports { frame_buffer_62_address0 { O 8 vector } frame_buffer_62_ce0 { O 1 bit } frame_buffer_62_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1035 \
    name frame_buffer_66 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_66 \
    op interface \
    ports { frame_buffer_66_address0 { O 8 vector } frame_buffer_66_ce0 { O 1 bit } frame_buffer_66_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1036 \
    name frame_buffer_70 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_70 \
    op interface \
    ports { frame_buffer_70_address0 { O 8 vector } frame_buffer_70_ce0 { O 1 bit } frame_buffer_70_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1037 \
    name frame_buffer_74 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_74 \
    op interface \
    ports { frame_buffer_74_address0 { O 8 vector } frame_buffer_74_ce0 { O 1 bit } frame_buffer_74_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1038 \
    name frame_buffer_78 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_78 \
    op interface \
    ports { frame_buffer_78_address0 { O 8 vector } frame_buffer_78_ce0 { O 1 bit } frame_buffer_78_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1039 \
    name frame_buffer_82 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_82 \
    op interface \
    ports { frame_buffer_82_address0 { O 8 vector } frame_buffer_82_ce0 { O 1 bit } frame_buffer_82_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1040 \
    name frame_buffer_86 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_86 \
    op interface \
    ports { frame_buffer_86_address0 { O 8 vector } frame_buffer_86_ce0 { O 1 bit } frame_buffer_86_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1041 \
    name frame_buffer_90 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_90 \
    op interface \
    ports { frame_buffer_90_address0 { O 8 vector } frame_buffer_90_ce0 { O 1 bit } frame_buffer_90_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1042 \
    name frame_buffer_94 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_94 \
    op interface \
    ports { frame_buffer_94_address0 { O 8 vector } frame_buffer_94_ce0 { O 1 bit } frame_buffer_94_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1043 \
    name frame_buffer_98 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_98 \
    op interface \
    ports { frame_buffer_98_address0 { O 8 vector } frame_buffer_98_ce0 { O 1 bit } frame_buffer_98_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1044 \
    name frame_buffer_102 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_102 \
    op interface \
    ports { frame_buffer_102_address0 { O 8 vector } frame_buffer_102_ce0 { O 1 bit } frame_buffer_102_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1045 \
    name frame_buffer_106 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_106 \
    op interface \
    ports { frame_buffer_106_address0 { O 8 vector } frame_buffer_106_ce0 { O 1 bit } frame_buffer_106_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1046 \
    name frame_buffer_110 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_110 \
    op interface \
    ports { frame_buffer_110_address0 { O 8 vector } frame_buffer_110_ce0 { O 1 bit } frame_buffer_110_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1047 \
    name frame_buffer_114 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_114 \
    op interface \
    ports { frame_buffer_114_address0 { O 8 vector } frame_buffer_114_ce0 { O 1 bit } frame_buffer_114_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1048 \
    name frame_buffer_118 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_118 \
    op interface \
    ports { frame_buffer_118_address0 { O 8 vector } frame_buffer_118_ce0 { O 1 bit } frame_buffer_118_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1049 \
    name frame_buffer_122 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_122 \
    op interface \
    ports { frame_buffer_122_address0 { O 8 vector } frame_buffer_122_ce0 { O 1 bit } frame_buffer_122_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1050 \
    name frame_buffer_126 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_126 \
    op interface \
    ports { frame_buffer_126_address0 { O 8 vector } frame_buffer_126_ce0 { O 1 bit } frame_buffer_126_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_126'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1051 \
    name frame_buffer_130 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_130 \
    op interface \
    ports { frame_buffer_130_address0 { O 8 vector } frame_buffer_130_ce0 { O 1 bit } frame_buffer_130_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_130'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1052 \
    name frame_buffer_134 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_134 \
    op interface \
    ports { frame_buffer_134_address0 { O 8 vector } frame_buffer_134_ce0 { O 1 bit } frame_buffer_134_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_134'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1053 \
    name frame_buffer_138 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_138 \
    op interface \
    ports { frame_buffer_138_address0 { O 8 vector } frame_buffer_138_ce0 { O 1 bit } frame_buffer_138_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_138'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1054 \
    name frame_buffer_142 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_142 \
    op interface \
    ports { frame_buffer_142_address0 { O 8 vector } frame_buffer_142_ce0 { O 1 bit } frame_buffer_142_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_142'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1055 \
    name frame_buffer_146 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_146 \
    op interface \
    ports { frame_buffer_146_address0 { O 8 vector } frame_buffer_146_ce0 { O 1 bit } frame_buffer_146_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_146'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1056 \
    name frame_buffer_150 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_150 \
    op interface \
    ports { frame_buffer_150_address0 { O 8 vector } frame_buffer_150_ce0 { O 1 bit } frame_buffer_150_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_150'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1057 \
    name frame_buffer_154 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_154 \
    op interface \
    ports { frame_buffer_154_address0 { O 8 vector } frame_buffer_154_ce0 { O 1 bit } frame_buffer_154_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_154'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1058 \
    name frame_buffer_158 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_158 \
    op interface \
    ports { frame_buffer_158_address0 { O 8 vector } frame_buffer_158_ce0 { O 1 bit } frame_buffer_158_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_158'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1059 \
    name frame_buffer_162 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_162 \
    op interface \
    ports { frame_buffer_162_address0 { O 8 vector } frame_buffer_162_ce0 { O 1 bit } frame_buffer_162_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_162'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1060 \
    name frame_buffer_166 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_166 \
    op interface \
    ports { frame_buffer_166_address0 { O 8 vector } frame_buffer_166_ce0 { O 1 bit } frame_buffer_166_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_166'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1061 \
    name frame_buffer_170 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_170 \
    op interface \
    ports { frame_buffer_170_address0 { O 8 vector } frame_buffer_170_ce0 { O 1 bit } frame_buffer_170_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_170'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1062 \
    name frame_buffer_174 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_174 \
    op interface \
    ports { frame_buffer_174_address0 { O 8 vector } frame_buffer_174_ce0 { O 1 bit } frame_buffer_174_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_174'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1063 \
    name frame_buffer_178 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_178 \
    op interface \
    ports { frame_buffer_178_address0 { O 8 vector } frame_buffer_178_ce0 { O 1 bit } frame_buffer_178_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_178'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1064 \
    name frame_buffer_182 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_182 \
    op interface \
    ports { frame_buffer_182_address0 { O 8 vector } frame_buffer_182_ce0 { O 1 bit } frame_buffer_182_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_182'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1065 \
    name frame_buffer_186 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_186 \
    op interface \
    ports { frame_buffer_186_address0 { O 8 vector } frame_buffer_186_ce0 { O 1 bit } frame_buffer_186_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_186'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1066 \
    name frame_buffer_190 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_190 \
    op interface \
    ports { frame_buffer_190_address0 { O 8 vector } frame_buffer_190_ce0 { O 1 bit } frame_buffer_190_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_190'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1067 \
    name frame_buffer_194 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_194 \
    op interface \
    ports { frame_buffer_194_address0 { O 8 vector } frame_buffer_194_ce0 { O 1 bit } frame_buffer_194_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_194'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1068 \
    name frame_buffer_198 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_198 \
    op interface \
    ports { frame_buffer_198_address0 { O 8 vector } frame_buffer_198_ce0 { O 1 bit } frame_buffer_198_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_198'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1069 \
    name frame_buffer_202 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_202 \
    op interface \
    ports { frame_buffer_202_address0 { O 8 vector } frame_buffer_202_ce0 { O 1 bit } frame_buffer_202_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_202'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1070 \
    name frame_buffer_206 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_206 \
    op interface \
    ports { frame_buffer_206_address0 { O 8 vector } frame_buffer_206_ce0 { O 1 bit } frame_buffer_206_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_206'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1071 \
    name frame_buffer_210 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_210 \
    op interface \
    ports { frame_buffer_210_address0 { O 8 vector } frame_buffer_210_ce0 { O 1 bit } frame_buffer_210_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_210'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1072 \
    name frame_buffer_214 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_214 \
    op interface \
    ports { frame_buffer_214_address0 { O 8 vector } frame_buffer_214_ce0 { O 1 bit } frame_buffer_214_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_214'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1073 \
    name frame_buffer_218 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_218 \
    op interface \
    ports { frame_buffer_218_address0 { O 8 vector } frame_buffer_218_ce0 { O 1 bit } frame_buffer_218_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_218'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1074 \
    name frame_buffer_222 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_222 \
    op interface \
    ports { frame_buffer_222_address0 { O 8 vector } frame_buffer_222_ce0 { O 1 bit } frame_buffer_222_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_222'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1075 \
    name frame_buffer_226 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_226 \
    op interface \
    ports { frame_buffer_226_address0 { O 8 vector } frame_buffer_226_ce0 { O 1 bit } frame_buffer_226_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_226'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1076 \
    name frame_buffer_230 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_230 \
    op interface \
    ports { frame_buffer_230_address0 { O 8 vector } frame_buffer_230_ce0 { O 1 bit } frame_buffer_230_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_230'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1077 \
    name frame_buffer_234 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_234 \
    op interface \
    ports { frame_buffer_234_address0 { O 8 vector } frame_buffer_234_ce0 { O 1 bit } frame_buffer_234_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_234'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1078 \
    name frame_buffer_238 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_238 \
    op interface \
    ports { frame_buffer_238_address0 { O 8 vector } frame_buffer_238_ce0 { O 1 bit } frame_buffer_238_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_238'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1079 \
    name frame_buffer_242 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_242 \
    op interface \
    ports { frame_buffer_242_address0 { O 8 vector } frame_buffer_242_ce0 { O 1 bit } frame_buffer_242_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_242'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1080 \
    name frame_buffer_246 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_246 \
    op interface \
    ports { frame_buffer_246_address0 { O 8 vector } frame_buffer_246_ce0 { O 1 bit } frame_buffer_246_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_246'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1081 \
    name frame_buffer_250 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_250 \
    op interface \
    ports { frame_buffer_250_address0 { O 8 vector } frame_buffer_250_ce0 { O 1 bit } frame_buffer_250_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_250'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1082 \
    name frame_buffer_254 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_254 \
    op interface \
    ports { frame_buffer_254_address0 { O 8 vector } frame_buffer_254_ce0 { O 1 bit } frame_buffer_254_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_254'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1083 \
    name frame_buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_3 \
    op interface \
    ports { frame_buffer_3_address0 { O 8 vector } frame_buffer_3_ce0 { O 1 bit } frame_buffer_3_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1084 \
    name frame_buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_7 \
    op interface \
    ports { frame_buffer_7_address0 { O 8 vector } frame_buffer_7_ce0 { O 1 bit } frame_buffer_7_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1085 \
    name frame_buffer_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_11 \
    op interface \
    ports { frame_buffer_11_address0 { O 8 vector } frame_buffer_11_ce0 { O 1 bit } frame_buffer_11_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1086 \
    name frame_buffer_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_15 \
    op interface \
    ports { frame_buffer_15_address0 { O 8 vector } frame_buffer_15_ce0 { O 1 bit } frame_buffer_15_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1087 \
    name frame_buffer_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_19 \
    op interface \
    ports { frame_buffer_19_address0 { O 8 vector } frame_buffer_19_ce0 { O 1 bit } frame_buffer_19_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1088 \
    name frame_buffer_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_23 \
    op interface \
    ports { frame_buffer_23_address0 { O 8 vector } frame_buffer_23_ce0 { O 1 bit } frame_buffer_23_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1089 \
    name frame_buffer_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_27 \
    op interface \
    ports { frame_buffer_27_address0 { O 8 vector } frame_buffer_27_ce0 { O 1 bit } frame_buffer_27_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1090 \
    name frame_buffer_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_31 \
    op interface \
    ports { frame_buffer_31_address0 { O 8 vector } frame_buffer_31_ce0 { O 1 bit } frame_buffer_31_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1091 \
    name frame_buffer_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_35 \
    op interface \
    ports { frame_buffer_35_address0 { O 8 vector } frame_buffer_35_ce0 { O 1 bit } frame_buffer_35_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1092 \
    name frame_buffer_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_39 \
    op interface \
    ports { frame_buffer_39_address0 { O 8 vector } frame_buffer_39_ce0 { O 1 bit } frame_buffer_39_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1093 \
    name frame_buffer_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_43 \
    op interface \
    ports { frame_buffer_43_address0 { O 8 vector } frame_buffer_43_ce0 { O 1 bit } frame_buffer_43_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1094 \
    name frame_buffer_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_47 \
    op interface \
    ports { frame_buffer_47_address0 { O 8 vector } frame_buffer_47_ce0 { O 1 bit } frame_buffer_47_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1095 \
    name frame_buffer_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_51 \
    op interface \
    ports { frame_buffer_51_address0 { O 8 vector } frame_buffer_51_ce0 { O 1 bit } frame_buffer_51_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1096 \
    name frame_buffer_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_55 \
    op interface \
    ports { frame_buffer_55_address0 { O 8 vector } frame_buffer_55_ce0 { O 1 bit } frame_buffer_55_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1097 \
    name frame_buffer_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_59 \
    op interface \
    ports { frame_buffer_59_address0 { O 8 vector } frame_buffer_59_ce0 { O 1 bit } frame_buffer_59_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1098 \
    name frame_buffer_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_63 \
    op interface \
    ports { frame_buffer_63_address0 { O 8 vector } frame_buffer_63_ce0 { O 1 bit } frame_buffer_63_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1099 \
    name frame_buffer_67 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_67 \
    op interface \
    ports { frame_buffer_67_address0 { O 8 vector } frame_buffer_67_ce0 { O 1 bit } frame_buffer_67_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1100 \
    name frame_buffer_71 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_71 \
    op interface \
    ports { frame_buffer_71_address0 { O 8 vector } frame_buffer_71_ce0 { O 1 bit } frame_buffer_71_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1101 \
    name frame_buffer_75 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_75 \
    op interface \
    ports { frame_buffer_75_address0 { O 8 vector } frame_buffer_75_ce0 { O 1 bit } frame_buffer_75_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1102 \
    name frame_buffer_79 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_79 \
    op interface \
    ports { frame_buffer_79_address0 { O 8 vector } frame_buffer_79_ce0 { O 1 bit } frame_buffer_79_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1103 \
    name frame_buffer_83 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_83 \
    op interface \
    ports { frame_buffer_83_address0 { O 8 vector } frame_buffer_83_ce0 { O 1 bit } frame_buffer_83_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1104 \
    name frame_buffer_87 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_87 \
    op interface \
    ports { frame_buffer_87_address0 { O 8 vector } frame_buffer_87_ce0 { O 1 bit } frame_buffer_87_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1105 \
    name frame_buffer_91 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_91 \
    op interface \
    ports { frame_buffer_91_address0 { O 8 vector } frame_buffer_91_ce0 { O 1 bit } frame_buffer_91_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1106 \
    name frame_buffer_95 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_95 \
    op interface \
    ports { frame_buffer_95_address0 { O 8 vector } frame_buffer_95_ce0 { O 1 bit } frame_buffer_95_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1107 \
    name frame_buffer_99 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_99 \
    op interface \
    ports { frame_buffer_99_address0 { O 8 vector } frame_buffer_99_ce0 { O 1 bit } frame_buffer_99_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1108 \
    name frame_buffer_103 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_103 \
    op interface \
    ports { frame_buffer_103_address0 { O 8 vector } frame_buffer_103_ce0 { O 1 bit } frame_buffer_103_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1109 \
    name frame_buffer_107 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_107 \
    op interface \
    ports { frame_buffer_107_address0 { O 8 vector } frame_buffer_107_ce0 { O 1 bit } frame_buffer_107_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1110 \
    name frame_buffer_111 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_111 \
    op interface \
    ports { frame_buffer_111_address0 { O 8 vector } frame_buffer_111_ce0 { O 1 bit } frame_buffer_111_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1111 \
    name frame_buffer_115 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_115 \
    op interface \
    ports { frame_buffer_115_address0 { O 8 vector } frame_buffer_115_ce0 { O 1 bit } frame_buffer_115_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1112 \
    name frame_buffer_119 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_119 \
    op interface \
    ports { frame_buffer_119_address0 { O 8 vector } frame_buffer_119_ce0 { O 1 bit } frame_buffer_119_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1113 \
    name frame_buffer_123 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_123 \
    op interface \
    ports { frame_buffer_123_address0 { O 8 vector } frame_buffer_123_ce0 { O 1 bit } frame_buffer_123_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1114 \
    name frame_buffer_127 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_127 \
    op interface \
    ports { frame_buffer_127_address0 { O 8 vector } frame_buffer_127_ce0 { O 1 bit } frame_buffer_127_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_127'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1115 \
    name frame_buffer_131 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_131 \
    op interface \
    ports { frame_buffer_131_address0 { O 8 vector } frame_buffer_131_ce0 { O 1 bit } frame_buffer_131_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_131'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1116 \
    name frame_buffer_135 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_135 \
    op interface \
    ports { frame_buffer_135_address0 { O 8 vector } frame_buffer_135_ce0 { O 1 bit } frame_buffer_135_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_135'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1117 \
    name frame_buffer_139 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_139 \
    op interface \
    ports { frame_buffer_139_address0 { O 8 vector } frame_buffer_139_ce0 { O 1 bit } frame_buffer_139_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_139'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1118 \
    name frame_buffer_143 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_143 \
    op interface \
    ports { frame_buffer_143_address0 { O 8 vector } frame_buffer_143_ce0 { O 1 bit } frame_buffer_143_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_143'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1119 \
    name frame_buffer_147 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_147 \
    op interface \
    ports { frame_buffer_147_address0 { O 8 vector } frame_buffer_147_ce0 { O 1 bit } frame_buffer_147_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_147'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1120 \
    name frame_buffer_151 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_151 \
    op interface \
    ports { frame_buffer_151_address0 { O 8 vector } frame_buffer_151_ce0 { O 1 bit } frame_buffer_151_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_151'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1121 \
    name frame_buffer_155 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_155 \
    op interface \
    ports { frame_buffer_155_address0 { O 8 vector } frame_buffer_155_ce0 { O 1 bit } frame_buffer_155_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_155'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1122 \
    name frame_buffer_159 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_159 \
    op interface \
    ports { frame_buffer_159_address0 { O 8 vector } frame_buffer_159_ce0 { O 1 bit } frame_buffer_159_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_159'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1123 \
    name frame_buffer_163 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_163 \
    op interface \
    ports { frame_buffer_163_address0 { O 8 vector } frame_buffer_163_ce0 { O 1 bit } frame_buffer_163_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_163'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1124 \
    name frame_buffer_167 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_167 \
    op interface \
    ports { frame_buffer_167_address0 { O 8 vector } frame_buffer_167_ce0 { O 1 bit } frame_buffer_167_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_167'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1125 \
    name frame_buffer_171 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_171 \
    op interface \
    ports { frame_buffer_171_address0 { O 8 vector } frame_buffer_171_ce0 { O 1 bit } frame_buffer_171_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_171'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1126 \
    name frame_buffer_175 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_175 \
    op interface \
    ports { frame_buffer_175_address0 { O 8 vector } frame_buffer_175_ce0 { O 1 bit } frame_buffer_175_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_175'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1127 \
    name frame_buffer_179 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_179 \
    op interface \
    ports { frame_buffer_179_address0 { O 8 vector } frame_buffer_179_ce0 { O 1 bit } frame_buffer_179_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_179'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1128 \
    name frame_buffer_183 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_183 \
    op interface \
    ports { frame_buffer_183_address0 { O 8 vector } frame_buffer_183_ce0 { O 1 bit } frame_buffer_183_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_183'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1129 \
    name frame_buffer_187 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_187 \
    op interface \
    ports { frame_buffer_187_address0 { O 8 vector } frame_buffer_187_ce0 { O 1 bit } frame_buffer_187_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_187'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1130 \
    name frame_buffer_191 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_191 \
    op interface \
    ports { frame_buffer_191_address0 { O 8 vector } frame_buffer_191_ce0 { O 1 bit } frame_buffer_191_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_191'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1131 \
    name frame_buffer_195 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_195 \
    op interface \
    ports { frame_buffer_195_address0 { O 8 vector } frame_buffer_195_ce0 { O 1 bit } frame_buffer_195_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_195'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1132 \
    name frame_buffer_199 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_199 \
    op interface \
    ports { frame_buffer_199_address0 { O 8 vector } frame_buffer_199_ce0 { O 1 bit } frame_buffer_199_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_199'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1133 \
    name frame_buffer_203 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_203 \
    op interface \
    ports { frame_buffer_203_address0 { O 8 vector } frame_buffer_203_ce0 { O 1 bit } frame_buffer_203_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_203'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1134 \
    name frame_buffer_207 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_207 \
    op interface \
    ports { frame_buffer_207_address0 { O 8 vector } frame_buffer_207_ce0 { O 1 bit } frame_buffer_207_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_207'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1135 \
    name frame_buffer_211 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_211 \
    op interface \
    ports { frame_buffer_211_address0 { O 8 vector } frame_buffer_211_ce0 { O 1 bit } frame_buffer_211_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_211'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1136 \
    name frame_buffer_215 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_215 \
    op interface \
    ports { frame_buffer_215_address0 { O 8 vector } frame_buffer_215_ce0 { O 1 bit } frame_buffer_215_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_215'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1137 \
    name frame_buffer_219 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_219 \
    op interface \
    ports { frame_buffer_219_address0 { O 8 vector } frame_buffer_219_ce0 { O 1 bit } frame_buffer_219_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_219'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1138 \
    name frame_buffer_223 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_223 \
    op interface \
    ports { frame_buffer_223_address0 { O 8 vector } frame_buffer_223_ce0 { O 1 bit } frame_buffer_223_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_223'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1139 \
    name frame_buffer_227 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_227 \
    op interface \
    ports { frame_buffer_227_address0 { O 8 vector } frame_buffer_227_ce0 { O 1 bit } frame_buffer_227_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_227'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1140 \
    name frame_buffer_231 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_231 \
    op interface \
    ports { frame_buffer_231_address0 { O 8 vector } frame_buffer_231_ce0 { O 1 bit } frame_buffer_231_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_231'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1141 \
    name frame_buffer_235 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_235 \
    op interface \
    ports { frame_buffer_235_address0 { O 8 vector } frame_buffer_235_ce0 { O 1 bit } frame_buffer_235_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_235'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1142 \
    name frame_buffer_239 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_239 \
    op interface \
    ports { frame_buffer_239_address0 { O 8 vector } frame_buffer_239_ce0 { O 1 bit } frame_buffer_239_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_239'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1143 \
    name frame_buffer_243 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_243 \
    op interface \
    ports { frame_buffer_243_address0 { O 8 vector } frame_buffer_243_ce0 { O 1 bit } frame_buffer_243_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_243'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1144 \
    name frame_buffer_247 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_247 \
    op interface \
    ports { frame_buffer_247_address0 { O 8 vector } frame_buffer_247_ce0 { O 1 bit } frame_buffer_247_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_247'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1145 \
    name frame_buffer_251 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_251 \
    op interface \
    ports { frame_buffer_251_address0 { O 8 vector } frame_buffer_251_ce0 { O 1 bit } frame_buffer_251_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_251'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1146 \
    name frame_buffer_255 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename frame_buffer_255 \
    op interface \
    ports { frame_buffer_255_address0 { O 8 vector } frame_buffer_255_ce0 { O 1 bit } frame_buffer_255_q0 { I 6 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'frame_buffer_255'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1147 \
    name output_r \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_r \
    op interface \
    ports { output_r_address0 { O 14 vector } output_r_ce0 { O 1 bit } output_r_we0 { O 1 bit } output_r_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_r'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName rendering_flow_control_loop_pipe_sequential_init_U
set CompName rendering_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix rendering_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


