add_file_target(FILE iddr_basys3.v SCANNER_TYPE verilog)
add_file_target(FILE iddr_basys3.xdc SCANNER_TYPE)

add_fpga_target(
  NAME            iddr_basys3
  BOARD           basys3-bottom
  SOURCES         iddr_basys3.v
  INPUT_XDC_FILES  iddr_basys3.xdc
  EXPLICIT_ADD_FILE_TARGET
  )

add_vivado_target(
  NAME          iddr_basys3_vivado
  PARENT_NAME   iddr_basys3
  )


add_file_target(FILE oddr_basys3.v SCANNER_TYPE verilog)
add_file_target(FILE oddr_basys3.xdc SCANNER_TYPE)

add_fpga_target(
  NAME             oddr_basys3
  BOARD            basys3-bottom
  SOURCES          oddr_basys3.v
  INPUT_XDC_FILES  oddr_basys3.xdc
  EXPLICIT_ADD_FILE_TARGET
  )

add_vivado_target(
  NAME          oddr_basys3_vivado
  PARENT_NAME   oddr_basys3
  )


add_file_target(FILE tddr_basys3.v SCANNER_TYPE verilog)
add_file_target(FILE tddr_basys3.pcf)

add_fpga_target(
  NAME          tddr_basys3
  BOARD         basys3-bottom
  SOURCES       tddr_basys3.v
  INPUT_IO_FILE tddr_basys3.pcf
  EXPLICIT_ADD_FILE_TARGET
  )

add_vivado_target(
  NAME          tddr_basys3_vivado
  PARENT_NAME   tddr_basys3
  )


add_file_target(FILE data_generator.v SCANNER_TYPE verilog)
add_file_target(FILE ioddr_tester.v SCANNER_TYPE verilog)
add_file_target(FILE oddr_wrapper.v SCANNER_TYPE verilog)
add_file_target(FILE iddr_wrapper.v SCANNER_TYPE verilog)
add_file_target(FILE ioddr_hw_test_basys3.v SCANNER_TYPE verilog)
add_file_target(FILE ioddr_hw_test_basys3.pcf SCANNER_TYPE)

add_fpga_target(
  NAME          ioddr_hw_test_basys3
  BOARD         basys3-bottom
  SOURCES       ioddr_hw_test_basys3.v
                iddr_wrapper.v
                oddr_wrapper.v
                ioddr_tester.v
                data_generator.v
  INPUT_IO_FILE ioddr_hw_test_basys3.pcf
  EXPLICIT_ADD_FILE_TARGET
  )

add_vivado_target(
  NAME          ioddr_hw_test_basys3_vivado
  PARENT_NAME   ioddr_hw_test_basys3
  )

