Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 23:30:41 2019
| Host         : DESKTOP-0HVAOD9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   136 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            6 |
|      4 |            9 |
|      5 |           19 |
|      6 |           14 |
|      7 |            3 |
|      8 |            9 |
|      9 |            1 |
|     10 |            5 |
|     11 |            5 |
|     12 |            2 |
|     13 |            1 |
|    16+ |           53 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             514 |          155 |
| No           | No                    | Yes                    |              30 |           17 |
| No           | Yes                   | No                     |             524 |          148 |
| Yes          | No                    | No                     |            1123 |          281 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             604 |          153 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                        Enable Signal                                                                        |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_flip_odd/new_value                                                                                                    |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/ws2812b_driver_0/inst/led_out3_out                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_button_2/new_value                                                                                                    |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_button_1/new_value                                                                                                    |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_button_0/new_value_0                                                                                                  |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_flip_even/new_value                                                                                                   |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_button_3/new_value                                                                                                    |                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/triple_buffer_v1_0_0/inst/write_buf                                                                                                              | design_1_i/triple_buffer_v1_0_0/inst/read_buf[1]_i_1_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/triple_buffer_v1_0_0/inst/read_buf[1]_i_2_n_0                                                                                                    | design_1_i/triple_buffer_v1_0_0/inst/read_buf[1]_i_1_n_0                                                                                                                               |                1 |              2 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/in0                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/extLd_loc_channel_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                   |                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/img_input_rows_V_c_U/E[0]                                                                                             | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                              | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                 | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg_0                                                                              |                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/extLd_loc_channel_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                   | design_1_i/hls_video_processor_0/inst/start_for_Block_pjbC_U/internal_empty_n_reg_0                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/Loop_loop_height_pro_2_U0_img_input_cols_V_c20_read                                         |                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/user_input_0/inst/debounce_button_0/E[0]                                                                                                         |                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/stream_out_TVALID                                                                                     | design_1_i/triple_buffer_v1_0_0/inst/write_x_counter[5]                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                      | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/t_V_reg_141                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state12                                                                             | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/t_V_reg_180                                                                                                              |                1 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/sel                                                                                                                  | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/ap_CS_fsm_state5                                                                              | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/t_V_reg_111                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state3                                                                              |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/ap_CS_fsm_state2                                                                              |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/lut_perceptual_brigh_1_U/brightness_color_fYi_rom_U/E[0]                                      | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/lut_perceptual_brigh_1_U/brightness_color_fYi_rom_U/internal_empty_n_reg                                                 |                2 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                       |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                               |                2 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                            |                1 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                       |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                               |                1 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                         | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                            |                1 |              5 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                          |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ws2812b_driver_0/inst/bit_index                                                                                                                  | design_1_i/ws2812b_driver_0/inst/data_buf                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/i_V_reg_2290                                                                                          |                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/E[0]                                                                                                  | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                               | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/t_V_3_reg_1520                                                                                        | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/t_V_3_reg_152                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_2_U/video_scale_sums_cud_ram_U/WEA[0]                                                         | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_NS_fsm117_out                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/E[0]                                                                                        | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_0_addr_1_reg_5380                                                                             |                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/shiftReg_ce                                                                                   | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/t_V_3_reg_191                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/t_V_2_reg_1220                                                                                | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/t_V_2_reg_122                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/exitcond_i4_reg_225_pp0_iter3_reg_reg[0]_0[0]                                               | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state4                                                                              |                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/E[0]                                                                                                  | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/triple_buffer_v1_0_0/inst/write_y_counter                                                                                                        | design_1_i/triple_buffer_v1_0_0/inst/write_y_counter[5]_i_1_n_0                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/img_adjusted_data_st_U/E[0]                                                                                           | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/img_scaled_data_stre_U/E[0]                                                                                           | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |                1 |              6 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                |                3 |              7 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                |                3 |              7 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state10                                                                             |                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/matrix_controller_0/inst/x[2]_i_2_n_0                                                                                                            | design_1_i/matrix_controller_0/inst/x[2]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/matrix_controller_0/inst/y                                                                                                                       | design_1_i/matrix_controller_0/inst/y[7]_i_1_n_0                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                      |                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/sums_val_2_U/video_scale_sums_cud_ram_U/ap_enable_reg_pp0_iter3_reg                                    |                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state8                                                                              |                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/ap_CS_fsm_state9                                                                              |                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                        |                6 |              9 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_state2                                                                            |                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_CS_fsm_state8                                                                            | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/ap_NS_fsm1                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_CS_fsm_state3                                                                                       |                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_CS_fsm_state8                                                                                       | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_NS_fsm1                                                                                                                        |                2 |             10 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                     |                3 |             11 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                          | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_1_reg_1540                                                                              | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/t_V_1_reg_154                                                                                                          |                3 |             11 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                          | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/t_V_2_reg_2510                                                                                         | design_1_i/hls_video_processor_0/inst/video_scale_U0/t_V_2_reg_251                                                                                                                     |                3 |             11 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/p_15_in                                                                                                |                                                                                                                                                                                        |                6 |             12 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                             | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                     |                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/lut_perceptual_brigh_1_U/brightness_color_fYi_rom_U/E[0]                                      |                                                                                                                                                                                        |                5 |             20 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                            |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                      |                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                      |                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                      |                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/ws2812b_driver_0/inst/data_buf                                                                                                                   |                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                      |                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/sel                                                                                                        | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/tmp_reg_431[7]_i_1_n_0                                                                                |                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel                                                                                                        | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_button_2/counter[0]_i_1__1_n_0                                                                                                                   |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_button_0/counter[0]_i_1_n_0                                                                                                                      |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/sel                                                                                                        | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_flip_odd/counter[0]_i_1__4_n_0                                                                                                                   |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_flip_even/counter[0]_i_1__3_n_0                                                                                                                  |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_button_3/counter[0]_i_1__2_n_0                                                                                                                   |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/user_input_0/inst/debounce_button_1/counter[0]_i_1__0_n_0                                                                                                                   |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/lut_srgb_decode_addr_1_reg_2390                                                             |                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_condition_577                                                                                      |                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_199[23]_i_1_n_0                                                                    |                                                                                                                                                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                        |                                                                                                                                                                                        |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                          |                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_282                                                                                       |                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                      |                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/ws2812b_driver_0/inst/pixel_clk_counter[0]_i_1_n_0                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/ws2812b_driver_0/inst/bit_clk_counter[0]_i_1_n_0                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/blinky_0/inst/clear                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                      | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/Q[0]                                                                                        |                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/ap_CS_fsm_state5                                                                            | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/t_V_reg_122                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/sof_1_i_fu_940                                                                                        | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/t_V_4_reg_210                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/t_V_4_reg_1330                                                                              | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/t_V_4_reg_133                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                             |                                                                                                                                                                                        |               20 |             36 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/tmp_19_reg_5850                                                                                        |                                                                                                                                                                                        |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/shiftReg_ce                                                                                           |                                                                                                                                                                                        |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_U0/shiftReg_ce                                                                                   |                                                                                                                                                                                        |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/brightness_color_adj_U0/shiftReg_ce                                                                                   |                                                                                                                                                                                        |               14 |             48 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                        |                                                                                                                                                                                        |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_2_U0/shiftReg_ce                                                                                 |                                                                                                                                                                                        |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/current_sum_val_0_1_reg_5900                                                                           |                                                                                                                                                                                        |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/Loop_loop_height_pro_1_U0/shiftReg_ce                                                                                 |                                                                                                                                                                                        |               13 |             72 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                             | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                          |               13 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_2740                                                              | design_1_i/hls_video_processor_0/inst/video_scale_U0/ap_phi_reg_pp0_iter3_storemerge1_reg_274                                                                                          |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/current_sum_val_0_3_fu_1140                                                                            |                                                                                                                                                                                        |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             | design_1_i/hls_video_processor_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                     |               40 |            101 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                             |                                                                                                                                                                                        |               21 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    | design_1_i/hls_video_processor_0/inst/video_scale_U0/shiftReg_ce                                                                                            |                                                                                                                                                                                        |               21 |            132 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                             |                                                                                                                                                                                        |               36 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                             |                                                                                                                                                                                        |               79 |            230 |
+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


