// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _relu_4_HH_
#define _relu_4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv1_fcmp_32ns_3dEe.h"

namespace ap_rtl {

struct relu_4 : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;
    sc_in< sc_lv<32> > output_r_q0;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    relu_4(sc_module_name name);
    SC_HAS_PROCESS(relu_4);

    ~relu_4();

    sc_trace_file* mVcdFile;

    conv1_fcmp_32ns_3dEe<1,1,32,32,1>* conv1_fcmp_32ns_3dEe_U56;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > i_9_fu_98_p2;
    sc_signal< sc_lv<5> > i_9_reg_235;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > tmp_23_fu_120_p2;
    sc_signal< sc_lv<8> > tmp_23_reg_240;
    sc_signal< sc_lv<1> > exitcond2_fu_92_p2;
    sc_signal< sc_lv<3> > j_5_fu_132_p2;
    sc_signal< sc_lv<3> > j_5_reg_248;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > tmp_25_fu_159_p2;
    sc_signal< sc_lv<10> > tmp_25_reg_253;
    sc_signal< sc_lv<1> > exitcond1_fu_126_p2;
    sc_signal< sc_lv<3> > k_4_fu_171_p2;
    sc_signal< sc_lv<3> > k_4_reg_261;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > output_addr_reg_266;
    sc_signal< sc_lv<1> > exitcond_fu_165_p2;
    sc_signal< sc_lv<32> > output_load_reg_271;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > i_reg_54;
    sc_signal< sc_lv<3> > j_reg_65;
    sc_signal< sc_lv<3> > k_reg_76;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_186_p1;
    sc_signal< sc_lv<1> > tmp_4_fu_226_p2;
    sc_signal< sc_lv<7> > tmp_s_fu_108_p3;
    sc_signal< sc_lv<8> > tmp_cast_fu_104_p1;
    sc_signal< sc_lv<8> > p_shl_cast_fu_116_p1;
    sc_signal< sc_lv<8> > tmp_cast_14_fu_138_p1;
    sc_signal< sc_lv<8> > tmp_24_fu_142_p2;
    sc_signal< sc_lv<10> > tmp_36_cast4_fu_147_p1;
    sc_signal< sc_lv<10> > p_shl1_cast_fu_151_p3;
    sc_signal< sc_lv<10> > tmp_5_cast_fu_177_p1;
    sc_signal< sc_lv<10> > tmp_26_fu_181_p2;
    sc_signal< sc_lv<32> > output_load_to_int_fu_191_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_194_p4;
    sc_signal< sc_lv<23> > tmp_fu_204_p1;
    sc_signal< sc_lv<1> > notrhs_fu_214_p2;
    sc_signal< sc_lv<1> > notlhs_fu_208_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_220_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_87_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_state5;
    static const sc_lv<6> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_126_p2();
    void thread_exitcond2_fu_92_p2();
    void thread_exitcond_fu_165_p2();
    void thread_i_9_fu_98_p2();
    void thread_j_5_fu_132_p2();
    void thread_k_4_fu_171_p2();
    void thread_notlhs_fu_208_p2();
    void thread_notrhs_fu_214_p2();
    void thread_output_load_to_int_fu_191_p1();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_shl1_cast_fu_151_p3();
    void thread_p_shl_cast_fu_116_p1();
    void thread_tmp_23_fu_120_p2();
    void thread_tmp_24_fu_142_p2();
    void thread_tmp_25_fu_159_p2();
    void thread_tmp_26_fu_181_p2();
    void thread_tmp_2_fu_220_p2();
    void thread_tmp_36_cast4_fu_147_p1();
    void thread_tmp_39_cast_fu_186_p1();
    void thread_tmp_4_fu_226_p2();
    void thread_tmp_5_cast_fu_177_p1();
    void thread_tmp_9_fu_194_p4();
    void thread_tmp_cast_14_fu_138_p1();
    void thread_tmp_cast_fu_104_p1();
    void thread_tmp_fu_204_p1();
    void thread_tmp_s_fu_108_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
