Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 12:51:51 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_2_timing_summary_routed.rpt -pb system_2_timing_summary_routed.pb -rpx system_2_timing_summary_routed.rpx -warn_on_violation
| Design       : system_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cdi/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.356        0.000                      0                   41        0.164        0.000                      0                   41        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.356        0.000                      0                   41        0.164        0.000                      0                   41        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.313%)  route 2.451ns (77.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.650     8.235    cdd/counter[0]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[10]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.313%)  route 2.451ns (77.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.650     8.235    cdd/counter[0]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[11]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.313%)  route 2.451ns (77.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.650     8.235    cdd/counter[0]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[8]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.313%)  route 2.451ns (77.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.650     8.235    cdd/counter[0]_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[9]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDRE (Setup_fdre_C_R)       -0.429    14.591    cdd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.550     8.136    cdd/counter[0]_i_1_n_0
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y19         FDRE (Setup_fdre_C_R)       -0.429    14.616    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.550     8.136    cdd/counter[0]_i_1_n_0
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[1]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y19         FDRE (Setup_fdre_C_R)       -0.429    14.616    cdd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.550     8.136    cdd/counter[0]_i_1_n_0
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y19         FDRE (Setup_fdre_C_R)       -0.429    14.616    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.704ns (23.038%)  route 2.352ns (76.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.550     8.136    cdd/counter[0]_i_1_n_0
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y19         FDRE (Setup_fdre_C_R)       -0.429    14.616    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.704ns (23.337%)  route 2.313ns (76.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.511     8.097    cdd/counter[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.704ns (23.337%)  route 2.313ns (76.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.862     6.398    cdd/counter_reg[2]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.940     7.462    cdd/counter[0]_i_5_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.586 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.511     8.097    cdd/counter[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    cdd/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDRE (Setup_fdre_C_R)       -0.429    14.592    cdd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  6.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cdd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    cdd/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  cdd/counter_reg[12]/Q
                         net (fo=3, routed)           0.111     1.692    cdd/counter_reg[12]
    SLICE_X52Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.737 r  cdd/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.737    cdd/clk_out_i_1__0_n_0
    SLICE_X52Y22         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    cdd/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.120     1.572    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cdd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    cdd/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cdd/counter_reg[15]/Q
                         net (fo=3, routed)           0.117     1.697    cdd/counter_reg[15]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  cdd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    cdd/counter_reg[12]_i_1_n_4
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    cdd/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cdd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cdd/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    cdd/counter_reg[3]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  cdd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    cdd/counter_reg[0]_i_2_n_4
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  cdd/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.703    cdd/counter_reg[2]
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  cdd/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.814    cdd/counter_reg[0]_i_2_n_5
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    cdd/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    cdd/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cdd/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.695    cdd/counter_reg[16]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  cdd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    cdd/counter_reg[16]_i_1_n_7
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    cdd/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[16]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    cdd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cdd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    cdd/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cdd/counter_reg[18]/Q
                         net (fo=4, routed)           0.122     1.700    cdd/counter_reg[18]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  cdd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    cdd/counter_reg[16]_i_1_n_5
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    cdd/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  cdd/counter_reg[18]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    cdd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cdd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cdd/counter_reg[11]/Q
                         net (fo=3, routed)           0.130     1.711    cdd/counter_reg[11]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  cdd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    cdd/counter_reg[8]_i_1_n_4
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    cdd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.557     1.440    cdd/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           0.131     1.713    cdd/counter_reg[7]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  cdd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    cdd/counter_reg[4]_i_1_n_4
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    cdd/clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cdd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cdd/counter_reg[10]/Q
                         net (fo=3, routed)           0.132     1.712    cdd/counter_reg[10]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  cdd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    cdd/counter_reg[8]_i_1_n_5
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.825     1.952    cdd/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  cdd/counter_reg[10]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    cdd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cdd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    cdd/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cdd/counter_reg[12]/Q
                         net (fo=3, routed)           0.128     1.709    cdd/counter_reg[12]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  cdd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    cdd/counter_reg[12]_i_1_n_7
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.824     1.951    cdd/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  cdd/counter_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    cdd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   cdd/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   cdd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   cdd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   cdd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   cdd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   cdd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   cdd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   cdd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   cdd/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   cdd/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   cdd/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   cdd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   cdd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   cdd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   cdd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   cdd/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   cdd/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   cdd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   cdd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   cdd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   cdd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   cdd/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 4.528ns (51.521%)  route 4.260ns (48.479%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.982     1.500    lut_bin8_bcd/Q[0]
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.624 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.026     2.650    lut_bin8_bcd/sel0[2]
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.146     2.796 r  lut_bin8_bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.253     5.048    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     8.788 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.788    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.549ns (52.305%)  route 4.148ns (47.695%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[1]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[1]/Q
                         net (fo=9, routed)           0.813     1.331    lut_bin8_bcd/Q[1]
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.455 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.865     2.319    lut_bin8_bcd/sel0[3]
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.152     2.471 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.471     4.942    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755     8.698 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.698    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 4.513ns (52.284%)  route 4.118ns (47.716%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.761     1.279    lut_bin8_bcd/Q[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.403 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.064     2.467    lut_bin8_bcd/sel0[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.153     2.620 r  lut_bin8_bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.293     4.913    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718     8.631 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.631    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.295ns (50.653%)  route 4.184ns (49.347%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.982     1.500    lut_bin8_bcd/Q[0]
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.624 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.026     2.650    lut_bin8_bcd/sel0[2]
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.774 r  lut_bin8_bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.177     4.950    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.480 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.480    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.391ns  (logic 4.286ns (51.077%)  route 4.105ns (48.923%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.761     1.279    lut_bin8_bcd/Q[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.403 f  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.083     2.486    lut_bin8_bcd/sel0[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.610 r  lut_bin8_bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.261     4.871    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.391 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.391    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.270ns (51.211%)  route 4.068ns (48.789%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.761     1.279    lut_bin8_bcd/Q[0]
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.403 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.064     2.467    lut_bin8_bcd/sel0[1]
    SLICE_X50Y19         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  lut_bin8_bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.243     4.834    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.339 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.339    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.301ns (52.786%)  route 3.847ns (47.214%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[1]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line31/q_reg[1]/Q
                         net (fo=9, routed)           0.813     1.331    lut_bin8_bcd/Q[1]
    SLICE_X49Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.455 r  lut_bin8_bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.865     2.319    lut_bin8_bcd/sel0[3]
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.443 r  lut_bin8_bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.170     4.613    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.148 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.148    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           2.953     4.415    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.408ns (57.765%)  route 3.223ns (42.235%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.863     1.381    nolabel_line31/Q[0]
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.156     1.537 r  nolabel_line31/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.359     3.897    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.734     7.631 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.631    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 4.401ns (57.991%)  route 3.188ns (42.009%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.844     1.362    nolabel_line31/Q[0]
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.153     1.515 r  nolabel_line31/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.344     3.859    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.730     7.589 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.589    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.209ns (40.789%)  route 0.303ns (59.211%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.187     0.351    nolabel_line31/Q[0]
    SLICE_X52Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  nolabel_line31/q[0]_i_1/O
                         net (fo=1, routed)           0.116     0.512    nolabel_line31/an1
    SLICE_X52Y21         FDRE                                         r  nolabel_line31/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line31/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.588%)  route 0.453ns (68.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[0]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line31/q_reg[0]/Q
                         net (fo=10, routed)          0.282     0.446    nolabel_line31/Q[0]
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.491 r  nolabel_line31/q[1]_i_1/O
                         net (fo=1, routed)           0.170     0.662    nolabel_line31/p_0_in[1]
    SLICE_X52Y21         FDRE                                         r  nolabel_line31/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.221ns (15.935%)  route 1.166ns (84.065%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.166     1.387    lut_bin8_bcd/led_OBUF[0]
    SLICE_X48Y19         FDRE                                         r  lut_bin8_bcd/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.471ns  (logic 0.279ns (18.975%)  route 1.192ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=14, routed)          1.192     1.426    lut_bin8_bcd/led_OBUF[5]
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.471 r  lut_bin8_bcd/data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.471    lut_bin8_bcd/data[8]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  lut_bin8_bcd/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.493ns  (logic 0.262ns (17.521%)  route 1.232ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=14, routed)          1.232     1.448    lut_bin8_bcd/led_OBUF[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.493 r  lut_bin8_bcd/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.493    lut_bin8_bcd/data[5]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  lut_bin8_bcd/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.336ns (22.388%)  route 1.166ns (77.612%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           1.166     1.395    lut_bin8_bcd/led_OBUF[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.440 r  lut_bin8_bcd/data[1]_i_2/O
                         net (fo=1, routed)           0.000     1.440    lut_bin8_bcd/data[1]_i_2_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     1.502 r  lut_bin8_bcd/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.502    lut_bin8_bcd/data_reg[1]_i_1_n_0
    SLICE_X48Y18         FDRE                                         r  lut_bin8_bcd/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.345ns (22.820%)  route 1.168ns (77.180%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=9, routed)           1.168     1.397    lut_bin8_bcd/led_OBUF[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.442 r  lut_bin8_bcd/data[4]_i_2/O
                         net (fo=1, routed)           0.000     1.442    lut_bin8_bcd/data[4]_i_2_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I0_O)      0.071     1.513 r  lut_bin8_bcd/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.513    lut_bin8_bcd/data_reg[4]_i_1_n_0
    SLICE_X48Y18         FDRE                                         r  lut_bin8_bcd/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.262ns (17.182%)  route 1.261ns (82.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=14, routed)          1.261     1.478    lut_bin8_bcd/led_OBUF[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.523 r  lut_bin8_bcd/data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.523    lut_bin8_bcd/data[7]_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  lut_bin8_bcd/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.542ns  (logic 0.324ns (20.995%)  route 1.218ns (79.005%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=14, routed)          1.218     1.435    lut_bin8_bcd/led_OBUF[3]
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.480 r  lut_bin8_bcd/data[2]_i_2/O
                         net (fo=1, routed)           0.000     1.480    lut_bin8_bcd/data[2]_i_2_n_0
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I0_O)      0.062     1.542 r  lut_bin8_bcd/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.542    lut_bin8_bcd/data_reg[2]_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  lut_bin8_bcd/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            lut_bin8_bcd/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.570ns  (logic 0.279ns (17.771%)  route 1.291ns (82.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=14, routed)          1.291     1.525    lut_bin8_bcd/led_OBUF[5]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.570 r  lut_bin8_bcd/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    lut_bin8_bcd/data[6]_i_1_n_0
    SLICE_X49Y19         FDRE                                         r  lut_bin8_bcd/data_reg[6]/D
  -------------------------------------------------------------------    -------------------





