##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CydwClock_1
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CydwClock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                    | Frequency: 53.76 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 8.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyXTAL                       | N/A                   | Target: 8.00 MHz   | 
Clock: CydwClock_1                  | Frequency: 44.39 MHz  | Target: 24.00 MHz  | 
Clock: CydwClock_1(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock              | Frequency: 61.08 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        CydwClock_1      20833.3          2233        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  20833.3          10361       N/A              N/A         N/A              N/A         N/A              N/A         
CydwClock_1      CydwClock_1      41666.7          19141       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2150295     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
Pin_Hall_0(0)_PAD  25818         CydwClock_1:R     
Pin_Hall_1(0)_PAD  26692         CydwClock_1:R     
Pin_Hall_2(0)_PAD  28042         CydwClock_1:R     


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
PWM_A_L(0)_PAD  23713         CydwClock_1:R      
PWM_A_U(0)_PAD  22865         CydwClock_1:R      
PWM_B_L(0)_PAD  24366         CydwClock_1:R      
PWM_B_U(0)_PAD  23089         CydwClock_1:R      
PWM_C_L(0)_PAD  24999         CydwClock_1:R      
PWM_C_U(0)_PAD  26447         CydwClock_1:R      
Pin_TC(0)_PAD   22778         CydwClock_1:R      
Tx_1(0)_PAD     33298         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.76 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2233p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17873

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15640
-------------------------------------   ----- 
End-of-path arrival time (ps)           15640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     4441   5876   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     2345   8221   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3829  12050   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell8   3590  15640   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell9      0  15640   2233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CydwClock_1
*****************************************
Clock: CydwClock_1
Frequency: 44.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 19141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20069
-------------------------------------   ----- 
End-of-path arrival time (ps)           20069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
MODIN7_0_split/main_7                  macrocell73     9266  11726  19141  RISE       1
MODIN7_0_split/q                       macrocell73     2345  14071  19141  RISE       1
MODIN7_0/main_5                        macrocell58     5998  20069  19141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 61.08 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16021
-------------------------------------   ----- 
End-of-path arrival time (ps)           16021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  2150295  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      6960   9470  2150295  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      2345  11815  2150295  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    4206  16021  2150295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CydwClock_1:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2233p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17873

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15640
-------------------------------------   ----- 
End-of-path arrival time (ps)           15640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     4441   5876   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     2345   8221   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3829  12050   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell8   3590  15640   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell9      0  15640   2233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10361p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2430
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell         710    710  10361  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2721   3431  10361  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      2345   5776  10361  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2266   8042  10361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 19141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20069
-------------------------------------   ----- 
End-of-path arrival time (ps)           20069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
MODIN7_0_split/main_7                  macrocell73     9266  11726  19141  RISE       1
MODIN7_0_split/q                       macrocell73     2345  14071  19141  RISE       1
MODIN7_0/main_5                        macrocell58     5998  20069  19141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16021
-------------------------------------   ----- 
End-of-path arrival time (ps)           16021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  2150295  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      6960   9470  2150295  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      2345  11815  2150295  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    4206  16021  2150295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2233p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17873

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15640
-------------------------------------   ----- 
End-of-path arrival time (ps)           15640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     4441   5876   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     2345   8221   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3829  12050   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell8   3590  15640   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell9      0  15640   2233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17873

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14912
-------------------------------------   ----- 
End-of-path arrival time (ps)           14912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     4441   5876   2961  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     2345   8221   2961  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   3101  11322   2961  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   3590  14912   2961  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  14912   2961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 2979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17873

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14894
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     4441   5876   2979  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     2345   8221   2979  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3083  11304   2979  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   3590  14894   2979  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  14894   2979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4453p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     4441   5876   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     2345   8221   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell9   3830  12050   4453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4453p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     4441   5876   2233  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     2345   8221   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3829  12050   4453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5181p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     4441   5876   2961  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     2345   8221   2961  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   3101  11322   5181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 5183p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     4441   5876   2961  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     2345   8221   2961  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell5   3100  11321   5183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5199p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     4441   5876   2979  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     2345   8221   2979  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3083  11304   5199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 5200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13     4441   5876   2979  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     2345   8221   2979  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell7   3083  11304   5200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 7174p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell9   7894   9329   7174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 8090p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8413
-------------------------------------   ---- 
End-of-path arrival time (ps)           8413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell7   6978   8413   8090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 8128p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell8   6941   8376   8128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 8634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell6   6434   7869   8634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 8753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/ar_0                     macrocell68   10645  12080   8753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 8756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/ar_0                     macrocell69   10642  12077   8756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell4   5528   6963   9540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 9788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:runmode_enable\/ar_0               macrocell62    9610  11045   9788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 9788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:status_1\/ar_0                     macrocell72    9610  11045   9788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 9791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/ar_0              macrocell66    9607  11042   9791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 9791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/ar_0              macrocell67    9607  11042   9791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10361p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2430
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell         710    710  10361  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2721   3431  10361  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      2345   5776  10361  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2266   8042  10361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 10679p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Setup time                                         -4330
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1435   1435   2233  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell5   4389   5824  10679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10856p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9978
-------------------------------------   ---- 
End-of-path arrival time (ps)           9978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/reset              statusicell3   8543   9978  10856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 10858p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9975
-------------------------------------   ---- 
End-of-path arrival time (ps)           9975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/ar_0              macrocell55    8540   9975  10858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 11594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/ar_0              macrocell56    7804   9239  11594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/ar_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 11594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
MODIN7_1/ar_0                                    macrocell57    7804   9239  11594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/ar_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 11594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
MODIN7_0/ar_0                                    macrocell58    7804   9239  11594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 11923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/ar_0              macrocell46    7475   8910  11923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 11923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/ar_0              macrocell47    7475   8910  11923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_0/ar_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 11923p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
MODIN5_0/ar_0                                    macrocell49    7475   8910  11923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_1/ar_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 11926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8907
-------------------------------------   ---- 
End-of-path arrival time (ps)           8907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
MODIN5_1/ar_0                                    macrocell48    7472   8907  11926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 12378p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       710    710  10361  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell31   5289   5999  12378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 12378p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell       710    710  10361  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell34   5289   5999  12378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 12462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       710    710  10361  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell38   5204   5914  12462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 12937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell       710    710  10361  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell41   4730   5440  12937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13361p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       710    710  10361  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell40   4306   5016  13361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 13418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_A:PWMUDB:status_0\/ar_0                     macrocell71    5981   7416  13418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 13858p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_C:PWMUDB:runmode_enable\/ar_0               macrocell42    5541   6976  13858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 14937p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -2457
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3439
-------------------------------------   ---- 
End-of-path arrival time (ps)           3439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       710    710  10361  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell37   2729   3439  14937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 14970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CydwClock_1:R#2)   20833
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/busclk                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1435   1435   2233  RISE       1
\PWM_B:PWMUDB:runmode_enable\/ar_0               macrocell51    4429   5864  14970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 19141p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20069
-------------------------------------   ----- 
End-of-path arrival time (ps)           20069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
MODIN7_0_split/main_7                  macrocell73     9266  11726  19141  RISE       1
MODIN7_0_split/q                       macrocell73     2345  14071  19141  RISE       1
MODIN7_0/main_5                        macrocell58     5998  20069  19141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_0/main_5
Capture Clock  : MODIN5_0/clock_0
Path slack     : 23227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15983
-------------------------------------   ----- 
End-of-path arrival time (ps)           15983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
MODIN5_0_split/main_7                  macrocell1      8875  11335  23227  RISE       1
MODIN5_0_split/q                       macrocell1      2345  13680  23227  RISE       1
MODIN5_0/main_5                        macrocell49     2302  15983  23227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23263p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2960
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15444
-------------------------------------   ----- 
End-of-path arrival time (ps)           15444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell10    870    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell11      0    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell11   1590   2460  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/main_7                macrocell18      3211   5671  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      2345   8016  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   3837  11854  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   3590  15444  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  15444  23263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 23645p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15564
-------------------------------------   ----- 
End-of-path arrival time (ps)           15564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/main_8   macrocell39     8374  10994  23645  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/q        macrocell39     2345  13339  23645  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_5         macrocell69     2225  15564  23645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24939p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12398
-------------------------------------   ----- 
End-of-path arrival time (ps)           12398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell10    870    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell11      0    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell11   1590   2460  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/main_7                macrocell18      3211   5671  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      2345   8016  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   4382  12398  24939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25128p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12208
-------------------------------------   ----- 
End-of-path arrival time (ps)           12208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  22911  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     4384   6834  22911  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     2345   9179  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3030  12208  25128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 25131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  22911  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     4384   6834  22911  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     2345   9179  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3027  12206  25131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25483p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell10    870    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell11      0    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell11   1590   2460  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/main_7                macrocell18      3211   5671  23263  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      2345   8016  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   3837  11854  25483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:count_stored_i\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25596p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell80         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:count_stored_i\/q             macrocell80       875    875  24876  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_1          macrocell21      2910   3785  24876  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      2345   6130  24876  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   5610  11741  25596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 26384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_1       macrocell52    10366  12826  26384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4775/main_3
Capture Clock  : Net_4775/clock_0
Path slack     : 26403p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12806
-------------------------------------   ----- 
End-of-path arrival time (ps)           12806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
Net_4775/main_3                        macrocell45    10346  12806  26403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26507p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  24288  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2933   5383  24288  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     2345   7728  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   3101  10829  26507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  24288  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2933   5383  24288  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     2345   7728  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3100  10828  26508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 26552p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12657
-------------------------------------   ----- 
End-of-path arrival time (ps)           12657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_1       macrocell43    10197  12657  26552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26567p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  24347  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2900   5350  24347  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     2345   7695  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3075  10770  26567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26567p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  24347  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     2900   5350  24347  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     2345   7695  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   3075  10770  26567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 26666p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12543
-------------------------------------   ----- 
End-of-path arrival time (ps)           12543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q   macrocell51    875    875  19783  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_0  macrocell52  11668  12543  26666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26724p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14592
-------------------------------------   ----- 
End-of-path arrival time (ps)           14592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  22911  RISE       1
\PWM_A:PWMUDB:status_2\/main_1          macrocell14     7479   9929  26724  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell14     2345  12274  26724  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  14592  26724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:count_stored_i\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27096p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4330
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell80         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:count_stored_i\/q             macrocell80       875    875  24876  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_1          macrocell21      2910   3785  24876  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      2345   6130  24876  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   4110  10240  27096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4775/main_4
Capture Clock  : Net_4775/clock_0
Path slack     : 27510p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
Net_4775/main_4                        macrocell45     9079  11699  27510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_4774/main_1
Capture Clock  : Net_4774/clock_0
Path slack     : 27654p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    530    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   1920   2450  22911  RISE       1
Net_4774/main_1                       macrocell75     9106  11556  27654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 28152p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_2       macrocell52     8438  11058  28152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28153p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11057
-------------------------------------   ----- 
End-of-path arrival time (ps)           11057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_5  macrocell46     8597  11057  28153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_1/main_7
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28169p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
MODIN5_1/main_7                        macrocell48     8580  11040  28169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4776/main_3
Capture Clock  : Net_4776/clock_0
Path slack     : 28185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
Net_4776/main_3                        macrocell44     8564  11024  28185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4    870    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0    870  23227  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   1590   2460  23227  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_5  macrocell47     8564  11024  28185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_8
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 28212p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_8         macrocell68     8378  10998  28212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4800/main_4
Capture Clock  : Net_4800/clock_0
Path slack     : 28235p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
Net_4800/main_4                        macrocell64     8355  10975  28235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4799/main_4
Capture Clock  : Net_4799/clock_0
Path slack     : 28235p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
Net_4799/main_4                        macrocell65     8355  10975  28235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 28433p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10776
-------------------------------------   ----- 
End-of-path arrival time (ps)           10776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_2       macrocell43     8156  10776  28433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28531p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12786
-------------------------------------   ----- 
End-of-path arrival time (ps)           12786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell60         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                              macrocell60     875    875  24985  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0         macrocell17    3074   3949  28531  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q              macrocell17    2345   6294  28531  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   6492  12786  28531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4800/main_3
Capture Clock  : Net_4800/clock_0
Path slack     : 28570p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
Net_4800/main_3                        macrocell64     8180  10640  28570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4799/main_3
Capture Clock  : Net_4799/clock_0
Path slack     : 28570p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
Net_4799/main_3                        macrocell65     8180  10640  28570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28687p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell60         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                macrocell60       875    875  24985  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0           macrocell17      3074   3949  28531  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      2345   6294  28531  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell11   4496  10790  28687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28691p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell60         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                                macrocell60       875    875  24985  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_0           macrocell17      3074   3949  28531  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      2345   6294  28531  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell10   4492  10786  28691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 28927p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_7         macrocell68     7823  10283  28927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28933p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell58    875    875  22200  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell55   9401  10276  28933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4775/main_0
Capture Clock  : Net_4775/clock_0
Path slack     : 28986p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10224
-------------------------------------   ----- 
End-of-path arrival time (ps)           10224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell42    875    875  24986  RISE       1
Net_4775/main_0                  macrocell45   9349  10224  28986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4787/main_3
Capture Clock  : Net_4787/clock_0
Path slack     : 28989p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
Net_4787/main_3                        macrocell54     7761  10221  28989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4787/main_4
Capture Clock  : Net_4787/clock_0
Path slack     : 29214p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
Net_4787/main_4                        macrocell54     7376   9996  29214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29343p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_6  macrocell46     7247   9867  29343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4776/main_4
Capture Clock  : Net_4776/clock_0
Path slack     : 29364p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
Net_4776/main_4                        macrocell44     7226   9846  29364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29364p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_6  macrocell47     7226   9846  29364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN5_1/main_8
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29369p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  24700  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  24700  RISE       1
MODIN5_1/main_8                        macrocell48     7221   9841  29369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4787/main_2
Capture Clock  : Net_4787/clock_0
Path slack     : 29448p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell56    875    875  22391  RISE       1
Net_4787/main_2                   macrocell54   8887   9762  29448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_6  macrocell67     7128   9748  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29475p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9734
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_6  macrocell66     7114   9734  29475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29623p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9587
-------------------------------------   ---- 
End-of-path arrival time (ps)           9587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell67     7127   9587  29623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29625p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell66     7125   9585  29625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29909p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q   macrocell42    875    875  24986  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_0  macrocell43   8425   9300  29909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4788/main_3
Capture Clock  : Net_4788/clock_0
Path slack     : 29914p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
Net_4788/main_3                        macrocell53     6835   9295  29914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29914p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell55     6835   9295  29914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell57    875    875  23195  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell55   8402   9277  29932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4788/main_4
Capture Clock  : Net_4788/clock_0
Path slack     : 30139p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
Net_4788/main_4                        macrocell53     6451   9071  30139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30139p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9071
-------------------------------------   ---- 
End-of-path arrival time (ps)           9071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_6  macrocell55     6451   9071  30139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30176p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11140
-------------------------------------   ----- 
End-of-path arrival time (ps)           11140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10    870    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   1590   2460  23263  RISE       1
\Counter_Hall:CounterUDB:status_2\/main_0             macrocell20      3407   5867  30176  RISE       1
\Counter_Hall:CounterUDB:status_2\/q                  macrocell20      2345   8212  30176  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4     2929  11140  30176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 30181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell63    875    875  25615  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_1  macrocell68   8154   9029  30181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 30204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell63    875    875  25615  RISE       1
Net_4800/main_1              macrocell64   8131   9006  30204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4799/main_1
Capture Clock  : Net_4799/clock_0
Path slack     : 30204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell63    875    875  25615  RISE       1
Net_4799/main_1              macrocell65   8131   9006  30204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 30204p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell63    875    875  25615  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_1  macrocell69   8131   9006  30204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4787/main_0
Capture Clock  : Net_4787/clock_0
Path slack     : 30247p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8963
-------------------------------------   ---- 
End-of-path arrival time (ps)           8963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell51    875    875  19783  RISE       1
Net_4787/main_0                  macrocell54   8088   8963  30247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 30251p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  30251  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  30251  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  30251  RISE       1
\PWM_A:PWMUDB:status_1\/main_0         macrocell72     6249   8959  30251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 30565p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8645
-------------------------------------   ---- 
End-of-path arrival time (ps)           8645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q   macrocell62    875    875  19400  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_0  macrocell63   7770   8645  30565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4776/main_0
Capture Clock  : Net_4776/clock_0
Path slack     : 30791p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell42    875    875  24986  RISE       1
Net_4776/main_0                  macrocell44   7544   8419  30791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30791p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell42    875    875  24986  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_0  macrocell47   7544   8419  30791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell42    875    875  24986  RISE       1
MODIN5_1/main_0                  macrocell48   7542   8417  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30811p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell55    875    875  25258  RISE       1
MODIN7_1/main_2                   macrocell57   7524   8399  30811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 30811p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell55    875    875  25258  RISE       1
MODIN7_0/main_2                   macrocell58   7524   8399  30811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30823p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell42    875    875  24986  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_0  macrocell46   7511   8386  30823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30823p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell42    875    875  24986  RISE       1
MODIN5_0/main_0                  macrocell49   7511   8386  30823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30827p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell51    875    875  19783  RISE       1
MODIN7_1/main_0                  macrocell57   7508   8383  30827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 30827p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell51    875    875  19783  RISE       1
MODIN7_0/main_0                  macrocell58   7508   8383  30827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell51    875    875  19783  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_0  macrocell56   7498   8373  30837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4788/main_0
Capture Clock  : Net_4788/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell51    875    875  19783  RISE       1
Net_4788/main_0                  macrocell53   7160   8035  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell51    875    875  19783  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_0  macrocell55   7160   8035  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 31412p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    530    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    530  22911  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   1920   2450  22911  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_0          macrocell74     5347   7797  31412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell63    875    875  25615  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell67   6903   7778  31431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31444p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell63    875    875  25615  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell66   6891   7766  31444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell52    875    875  26523  RISE       1
MODIN7_1/main_1              macrocell57   6723   7598  31612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell52    875    875  26523  RISE       1
MODIN7_0/main_1              macrocell58   6723   7598  31612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31619p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell52    875    875  26523  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell56   6716   7591  31619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1120   1120  31641  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1120  31641  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   1590   2710  31641  RISE       1
\Counter_Hall:CounterUDB:status_0\/main_0             macrocell19      2313   5023  31641  RISE       1
\Counter_Hall:CounterUDB:status_0\/q                  macrocell19      2345   7368  31641  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2308   9676  31641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN7_1/main_8
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31781p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
MODIN7_1/main_8                        macrocell57     4809   7429  31781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31793p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  19816  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  19816  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_6  macrocell56     4797   7417  31793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4774/main_0
Capture Clock  : Net_4774/clock_0
Path slack     : 31873p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell62    875    875  19400  RISE       1
Net_4774/main_0                  macrocell75   6462   7337  31873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_1/main_7
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
MODIN7_1/main_7                        macrocell57     4771   7231  31978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31986p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6    870    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0    870  19141  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   1590   2460  19141  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell56     4764   7224  31986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 32108p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0     macrocell70     4641   7101  32108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 32108p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:status_0\/main_1         macrocell71     4641   7101  32108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 32115p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell58    875    875  22200  RISE       1
MODIN7_1/main_6  macrocell57   6219   7094  32115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8    870    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0    870  23988  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   1590   2460  23988  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_1       macrocell63     4634   7094  32116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_A:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 32289p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell8    960    960  32289  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell9      0    960  32289  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell9   1580   2540  32289  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_2           macrocell74     4380   6920  32289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 32363p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_1     macrocell70     4226   6846  32363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 32363p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:status_0\/main_2         macrocell71     4226   6846  32363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32374p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  23645  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  23645  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_2       macrocell63     4216   6836  32374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 32406p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell5    847    847  32406  RISE       1
MODIN7_1/main_4                             macrocell57    5956   6803  32406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell62    875    875  19400  RISE       1
Net_4800/main_0                  macrocell64   5914   6789  32420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4799/main_0
Capture Clock  : Net_4799/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell62    875    875  19400  RISE       1
Net_4799/main_0                  macrocell65   5914   6789  32420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32420p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell62    875    875  19400  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_0   macrocell69   5914   6789  32420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4788/main_1
Capture Clock  : Net_4788/clock_0
Path slack     : 33001p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell52    875    875  26523  RISE       1
Net_4788/main_1              macrocell53   5334   6209  33001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33001p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell52    875    875  26523  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell55   5334   6209  33001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33032p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell49    875    875  29110  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_4  macrocell47   5302   6177  33032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell49    875    875  29110  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_4  macrocell46   5290   6165  33045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33137p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell62    875    875  19400  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_0   macrocell68   5197   6072  33137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4799/main_2
Capture Clock  : Net_4799/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell67    875    875  29376  RISE       1
Net_4799/main_2                   macrocell65   5088   5963  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 33246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell67    875    875  29376  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_3    macrocell69   5088   5963  33246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell67    875    875  29376  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_3    macrocell68   5065   5940  33269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 33333p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10    870    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0    870  23263  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   1590   2460  23263  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/main_0       macrocell78      3416   5876  33333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/clock_0           macrocell78         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4775/main_2
Capture Clock  : Net_4775/clock_0
Path slack     : 33460p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell47    875    875  30476  RISE       1
Net_4775/main_2                   macrocell45   4874   5749  33460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33724p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell58    875    875  22200  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell56   4610   5485  33724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_C:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 33755p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell4    960    960  33755  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell5      0    960  33755  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell5   1580   2540  33755  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_2           macrocell50     2914   5454  33755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_B:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 33770p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell6    960    960  33770  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell7      0    960  33770  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell7   1580   2540  33770  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_2           macrocell59     2899   5439  33770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell4    530    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell5      0    530  24288  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell5   1920   2450  24288  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_0          macrocell50     2933   5383  33827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33850p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell68    875    875  29983  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell66   4484   5359  33850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 33860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell6    530    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell7      0    530  24347  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell7   1920   2450  24347  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_0          macrocell59     2900   5350  33860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33869p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell68    875    875  29983  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell67   4465   5340  33869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4787/main_1
Capture Clock  : Net_4787/clock_0
Path slack     : 33910p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell52    875    875  26523  RISE       1
Net_4787/main_1              macrocell54   4425   5300  33910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34023p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell68    875    875  29983  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_5  macrocell68   4311   5186  34023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34057p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell62    875    875  19400  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_0  macrocell66   4278   5153  34057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 34117p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell71     875    875  34117  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell3   6324   7199  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCompare\/clock_0
Path slack     : 34187p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1120   1120  31641  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1120  31641  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   1590   2710  31641  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/main_0          macrocell79      2313   5023  34187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/clock_0              macrocell79         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34405p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell57    875    875  23195  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell56   3930   4805  34405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34493p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell56    875    875  22391  RISE       1
MODIN7_1/main_3                   macrocell57   3842   4717  34493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 34493p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell56    875    875  22391  RISE       1
MODIN7_0/main_3                   macrocell58   3842   4717  34493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34577p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell62    875    875  19400  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_0  macrocell67   3757   4632  34577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell69    875    875  30944  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell67   3715   4590  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34694p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    530    530  34694  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    530  34694  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   1920   2450  34694  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     4173   6623  34694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell7    847    847  34717  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_4              macrocell68    3645   4492  34717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34806p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell66    875    875  30240  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_2    macrocell68   3528   4403  34806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4800/main_2
Capture Clock  : Net_4800/clock_0
Path slack     : 34824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell66    875    875  30240  RISE       1
Net_4800/main_2                   macrocell64   3511   4386  34824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 34824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell66    875    875  30240  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_2    macrocell69   3511   4386  34824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_6
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34853p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell49    875    875  29110  RISE       1
MODIN5_1/main_6  macrocell48   3482   4357  34853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34872p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell69    875    875  30944  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell66   3462   4337  34872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4776/main_1
Capture Clock  : Net_4776/clock_0
Path slack     : 34929p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell43    875    875  30319  RISE       1
Net_4776/main_1              macrocell44   3406   4281  34929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34929p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell43    875    875  30319  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_1  macrocell47   3406   4281  34929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34930p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell43    875    875  30319  RISE       1
MODIN5_1/main_1              macrocell48   3405   4280  34930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 34930p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell68    875    875  29983  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_4  macrocell69   3405   4280  34930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34956p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell46    875    875  30594  RISE       1
MODIN5_1/main_2                   macrocell48   3379   4254  34956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4776/main_2
Capture Clock  : Net_4776/clock_0
Path slack     : 34961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell46    875    875  30594  RISE       1
Net_4776/main_2                   macrocell44   3374   4249  34961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34963p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell43    875    875  30319  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_1  macrocell46   3372   4247  34963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34963p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell43    875    875  30319  RISE       1
MODIN5_0/main_1              macrocell49   3372   4247  34963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34968p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q       macrocell46    875    875  30594  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_2  macrocell46   3367   4242  34968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34968p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell46    875    875  30594  RISE       1
MODIN5_0/main_2                   macrocell49   3367   4242  34968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34982p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell48    875    875  30334  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_3  macrocell47   3353   4228  34982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_5
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34986p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell48    875    875  30334  RISE       1
MODIN5_1/main_5  macrocell48   3349   4224  34986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell57    875    875  23195  RISE       1
MODIN7_1/main_5  macrocell57   3344   4219  34990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 34990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell57    875    875  23195  RISE       1
MODIN7_0/main_4  macrocell58   3344   4219  34990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 35015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q       macrocell56    875    875  22391  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell56   3320   4195  35015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4775/main_1
Capture Clock  : Net_4775/clock_0
Path slack     : 35099p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell43    875    875  30319  RISE       1
Net_4775/main_1              macrocell45   3236   4111  35099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 35114p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q       macrocell47    875    875  30476  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_2  macrocell47   3221   4096  35114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 35116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell47    875    875  30476  RISE       1
MODIN5_1/main_3                   macrocell48   3218   4093  35116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 35121p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell47    875    875  30476  RISE       1
MODIN5_0/main_3                   macrocell49   3214   4089  35121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 35228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell48    875    875  30334  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_3  macrocell46   3107   3982  35228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 35228p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell48    875    875  30334  RISE       1
MODIN5_0/main_4  macrocell49   3107   3982  35228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 35248p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                         macrocell60    875    875  24985  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_0  macrocell77   3087   3962  35248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell77         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:count_stored_i\/clock_0
Path slack     : 35261p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                     synccell       710    710  25638  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/main_0  macrocell80   3239   3949  35261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell80         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 35511p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3698
-------------------------------------   ---- 
End-of-path arrival time (ps)           3698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q       macrocell69    875    875  30944  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_6  macrocell68   2823   3698  35511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_4
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 35541p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3668
-------------------------------------   ---- 
End-of-path arrival time (ps)           3668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell76         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                         macrocell76    875    875  25270  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_4  macrocell77   2793   3668  35541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell77         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4788/main_2
Capture Clock  : Net_4788/clock_0
Path slack     : 35711p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell55    875    875  25258  RISE       1
Net_4788/main_2                   macrocell53   2623   3498  35711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 35711p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q       macrocell55    875    875  25258  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell55   2623   3498  35711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_2
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                         macrocell61    875    875  25445  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_2  macrocell77   2618   3493  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 36024p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell70    875    875  36024  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell71   2311   3186  36024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:up_cnt\/q
Path End       : \PWM_C:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 36032p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:up_cnt\/q       macrocell50    875    875  26493  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_1  macrocell50   2303   3178  36032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:up_cnt\/q
Path End       : \PWM_B:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:up_cnt\/q       macrocell59    875    875  26521  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_1  macrocell59   2300   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:up_cnt\/q
Path End       : \PWM_A:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 36037p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:up_cnt\/q       macrocell74    875    875  23454  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_1  macrocell74   2298   3173  36037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell74         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 36042p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q       macrocell67    875    875  29376  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell67   2292   3167  36042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 36045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q       macrocell66    875    875  30240  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell66   2290   3165  36045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 36045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2    847    847  36045  RISE       1
MODIN5_1/main_4                             macrocell48    2318   3165  36045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4    847    847  36048  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell51    2314   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6    847    847  36048  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell62    2314   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_C:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 36049p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  36049  RISE       1
\PWM_C:PWMUDB:runmode_enable\/main_0      macrocell42    2314   3161  36049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37500p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -350
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3817
-------------------------------------   ---- 
End-of-path arrival time (ps)           3817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell72     875    875  37500  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2942   3817  37500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2150295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16021
-------------------------------------   ----- 
End-of-path arrival time (ps)           16021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  2150295  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      6960   9470  2150295  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      2345  11815  2150295  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    4206  16021  2150295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2151119p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4330
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell27      875    875  2151119  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      5702   6577  2151119  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      2345   8922  2151119  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2295  11218  2151119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2152109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           10798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5250   6125  2152109  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    2345   8470  2152109  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2328  10798  2152109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell37    875    875  2154163  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell31   8255   9130  2155080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           8575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell37    875    875  2154163  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell40   7700   8575  2155635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38    875    875  2152453  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell40   7299   8174  2156035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2156509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38    875    875  2152453  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell37   6826   7701  2156509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell31   6739   7614  2156596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell33   6739   7614  2156596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell34   6739   7614  2156596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell38    875    875  2152453  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell31   6733   7608  2156602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell28    875    875  2151082  RISE       1
\UART_1:BUART:txn\/main_4    macrocell25   6728   7603  2156607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  2151082  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell26   6728   7603  2156607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  2152130  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5412   5542  2156915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2156964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9352
-------------------------------------   ---- 
End-of-path arrival time (ps)           9352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  2156964  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2246   4756  2156964  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      2345   7101  2156964  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2251   9352  2156964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell26      875    875  2151560  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4586   5461  2156996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  2151082  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell27   6154   7029  2157181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell28    875    875  2151082  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell29   6154   7029  2157181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell35      875    875  2157229  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4352   5227  2157229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell30      875    875  2152109  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3990   4865  2157591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  2151119  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell28   5713   6588  2157622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell27      875    875  2151119  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3717   4592  2157865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell28    875    875  2151082  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell28   5301   6176  2158033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -4210
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2162457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell31      875    875  2154437  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3526   4401  2158056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell32   5250   6125  2158085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell36   5250   6125  2158085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158085p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  2152109  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell40   5250   6125  2158085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  2150295  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell27     3472   5982  2158228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  2151560  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell28   4852   5727  2158482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  2152130  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell27     5406   5536  2158673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  2152130  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell29     5406   5536  2158673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  2152130  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell26     5379   5509  2158701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell27    875    875  2151119  RISE       1
\UART_1:BUART:txn\/main_2    macrocell25   4601   5476  2158734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  2151119  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell26   4601   5476  2158734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell26    875    875  2151560  RISE       1
\UART_1:BUART:txn\/main_1    macrocell25   4589   5464  2158746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158746p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  2151560  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell26   4589   5464  2158746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell27    875    875  2151119  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell27   4581   5456  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158753p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell27    875    875  2151119  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell29   4581   5456  2158753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell37    875    875  2154163  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell37   4554   5429  2158781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158846p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  2158846  RISE       1
\UART_1:BUART:txn\/main_3                macrocell25     2304   5364  2158846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158868p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell35    875    875  2157229  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell32   4467   5342  2158868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158868p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  2157229  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell40   4467   5342  2158868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  2159145  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell27   4190   5065  2159145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  2159145  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell28   4141   5016  2159193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell32      875    875  2157026  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4361   5236  2159240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  2157229  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell31   3904   4779  2159431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  2157229  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell33   3904   4779  2159431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell35    875    875  2157229  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell34   3904   4779  2159431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell25    875    875  2159540  RISE       1
\UART_1:BUART:txn\/main_0  macrocell25   3795   4670  2159540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell26    875    875  2151560  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell27   3754   4629  2159581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell26    875    875  2151560  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell29   3754   4629  2159581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2159613  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell37   3236   4596  2159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2159622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2159613  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell35   3228   4588  2159622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  2159613  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell38   3228   4588  2159622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell29    875    875  2159145  RISE       1
\UART_1:BUART:txn\/main_6   macrocell25   3633   4508  2159702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell29    875    875  2159145  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell26   3633   4508  2159702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  2152130  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell28     4140   4270  2159939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2159941  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell37   2908   4268  2159941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2159951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2159941  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell35   2899   4259  2159951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  2159941  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell38   2899   4259  2159951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2159968p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  2159968  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell35   2881   4241  2159968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160031p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2160031  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell31   2819   4179  2160031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160031p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2160031  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell33   2819   4179  2160031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160031p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2160031  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell34   2819   4179  2160031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  2160031  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell32   2811   4171  2160039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2160217  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell31   2633   3993  2160217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2160217  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell33   2633   3993  2160217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160217p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2160217  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell34   2633   3993  2160217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2160229  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell31   2621   3981  2160229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2160229  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell33   2621   3981  2160229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2160229  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell34   2621   3981  2160229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  2160217  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell32   2618   3978  2160232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160239p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3971
-------------------------------------   ---- 
End-of-path arrival time (ps)           3971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  2160229  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell32   2611   3971  2160239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell32   2921   3796  2160413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2160413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell36   2921   3796  2160413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2160413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell40   2921   3796  2160413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell31   2916   3791  2160419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell33   2916   3791  2160419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell31    875    875  2154437  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell34   2916   3791  2160419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell31   2795   3670  2160539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell33   2795   3670  2160539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell34   2795   3670  2160539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell32   2781   3656  2160554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2160554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell36   2781   3656  2160554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2160554p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell33    875    875  2154578  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell40   2781   3656  2160554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2160559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell31   2776   3651  2160559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2160559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell33   2776   3651  2160559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2160559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell34   2776   3651  2160559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2160568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell32   2767   3642  2160568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2160568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell36   2767   3642  2160568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2160568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell34    875    875  2154592  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell40   2767   3642  2160568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2160685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell38    875    875  2152453  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell38   2650   3525  2160685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  2160884  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell25     3196   3326  2160884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell25         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  2160884  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell26     3196   3326  2160884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2161023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell41    875    875  2161023  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell34   2311   3186  2161023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2161761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2164210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2448
-------------------------------------   ---- 
End-of-path arrival time (ps)           2448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  2160884  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell28     2318   2448  2161761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell40     875    875  2162583  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2859   3734  2162583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

