`timescale 1ns / 1ps

module cpu(
    input clk, rst
);

// æ•°æ®
wire [31: 0] instruction; // æŒ‡ä»¤
wire [31: 0] write_rd_data; // å¯„å­˜å™? rdæ•°æ®
wire [31: 0] read_rs1_data; // å¯„å­˜å™? rs1çš„æ•°æ?
wire [31: 0] read_rs2_data; // å¯„å­˜å™? rs2çš„æ•°æ?
wire [31: 0] imm_32; // 32ä½ç«‹å³æ•°
wire [31: 0] in_alu_a; // è¾“å…¥ç»™è¿ç®—å™¨çš? aå?
wire [31: 0] in_alu_b; // è¾“å…¥ç»™è¿ç®—å™¨çš? bå?
wire [31: 0] out_alu; // ALUçš„è¿ç®—ç»“æ?
wire [31: 0] out_mem; // ä»å†…å­˜ä¸­è¯»çš„æ•°æ®
wire [31: 0] pc; // å½“å‰æŒ‡ä»¤çš„å†…å­˜åœ°å?
wire [31: 0] next_pc; // ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å?


wire [4:  0] rd, rs1, rs2; // å¯„å­˜å™¨åœ°å?
wire [6: 0] opcode;
wire [2: 0] func3;
wire [6: 0] func7;

// æ§åˆ¶ä¿¡å·
wire [4:  0] aluc; // æ§åˆ¶ ALUè¿ç®—
wire aluOut_WB_memOut; // äºŒè·¯é€‰æ‹©å™?
wire rs1Data_EX_PC; // äºŒè·¯é€‰æ‹©å™?
wire[1: 0] rs2Data_EX_imm32_4; // ä¸‰è·¯é€‰æ‹©å™?
wire write_reg; // å¯„å­˜å™¨å†™ä¿¡å·
wire [1: 0] write_mem; // å†™å†…å­˜ä¿¡å?
wire [2: 0] read_mem; // è¯»å†…å­˜ä¿¡å?
wire [2: 0] extOP; // ç«‹å³æ•°äº§ç”Ÿä¿¡å?
wire[1: 0] pcImm_NEXTPC_rs1Imm; // æ— æ¡ä»¶è·³è½?
wire condition_branch; // æ¡ä»¶è·³è½¬

pc PC(
    .rst(rst),
    .clk(clk),
    .next_pc(next_pc),

    .pc(pc)
);

next_pc NEXT_PC(
    .pcImm_NEXTPC_rs1Imm(pcImm_NEXTPC_rs1Imm),
    .condition_branch(condition_branch),
    .pc(pc),
    .offset(imm_32),
    .rs1Data(read_rs1_data),

    .next_pc(next_pc)
);

controller CONTROLLER(
    .opcode(opcode),
    .func3(func3),
    .func7(func7),

    .aluc(aluc),
    .aluOut_WB_memOut(aluOut_WB_memOut),
    .rs1Data_EX_PC(rs1Data_EX_PC),
    .rs2Data_EX_imm32_4(rs2Data_EX_imm32_4),
    .write_reg(write_reg),
    .write_mem(write_mem),
    .read_mem(read_mem),
    .extOP(extOP),
    .pcImm_NEXTPC_rs1Imm(pcImm_NEXTPC_rs1Imm)
);

imm IMM(
    .instr(instruction),
    .extOP(extOP),

    .imm_32(imm_32)
);

id ID(
    .instr(instruction),

    // è¯‘ç çš„ç›¸å…³æ•°æ?
    .opcode(opcode),
    .func3(func3),
    .func7(func7),
    .rd(rd),
    .rs1(rs1),
    .rs2(rs2)
);

//blk_mem_gen_0 blkmem(
//.addra(pc),
//.rst(rst),
//.douta(instruction),
//.clka(clk)
//);



instruction_mem INSTRUCTION_MEM(
    .pc(pc),

    .instruction(instruction)
);

reg_file REG_FILE(
    .rst(rst),
    .clk(clk),
    .write_reg(write_reg),
    .rs1(rs1),
    .rs2(rs2),
    .target_reg(rd),
    .write_rd_data(write_rd_data),

    .read_rs1_data(read_rs1_data),
    .read_rs2_data(read_rs2_data)
);

mux_2 MUX_WB(
    .signal(aluOut_WB_memOut),
    .a(out_alu),
    .b(out_mem),

    .out(write_rd_data)
);

mux_3 MUX_EX_B(
    .signal(rs2Data_EX_imm32_4),
    .a(read_rs2_data),
    .b(imm_32),
    .c(32'd4),

    .out(in_alu_b)
);

mux_2 MUX_EX_A(
    .signal(rs1Data_EX_PC),
    .a(read_rs1_data),
    .b(pc),

    .out(in_alu_a)
);

alu ALU(
    .aluc(aluc),
    .a(in_alu_a),
    .b(in_alu_b),

    .out(out_alu),
    .condition_branch(condition_branch)
);

data_mem DATA_MEM(
    .clk(clk),
    .rst(rst),
    .address(out_alu),
    .write_data(read_rs2_data),
    .write_mem(write_mem),
    .read_mem(read_mem),

    .out_mem(out_mem)
);
endmodule