{C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v} {1 {vlog -work work -stats=none {C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/seq_det_overlap.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module seq_det_overlap

Top level modules:
	seq_det_overlap

} {} {}} {C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v} {1 {vlog -work work -stats=none {C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time77/tb_seq_det_overlap.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_seq_det_overlap

Top level modules:
	tb_seq_det_overlap

} {} {}}
