spiflash.o: /opt/litex/litex/litex/soc/software/libbase/spiflash.c \
 /home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h \
 /home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h \
 /opt/litex/litex/litex/soc/software/include/base/stdint.h \
 /opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h \
 /opt/litex/litex/litex/soc/software/include/hw/common.h

/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/csr.h:

/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/software/include/generated/soc.h:

/opt/litex/litex/litex/soc/software/include/base/stdint.h:

/opt/litex/litex/litex/soc/cores/cpu/picorv32/system.h:

/opt/litex/litex/litex/soc/software/include/hw/common.h:
