Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot my_4Bit_RCA_Implementation_behav xil_defaultlib.my_4Bit_RCA_Implementation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture dataflow of entity xil_defaultlib.my_full_adder [my_full_adder_default]
Compiling architecture my_arch of entity xil_defaultlib.my_Structural_nBit_RCA [my_structural_nbit_rca_default]
Compiling architecture structural of entity xil_defaultlib.my_BCD_Converter [my_bcd_converter_default]
Compiling architecture my_arch of entity xil_defaultlib.my_4bit_rca_implementation
Built simulation snapshot my_4Bit_RCA_Implementation_behav
