VHDL Modelling and FPGA implementation of...

|component|designFile|Testbench|edaplayground|
|-|-|-|-|
|MUX 4x1| [mux4x1](https://github.com/Priyanshu-1012/ECS711-vlsi-lab-stuff/blob/main/lab1-mux-demux/mux/mux4x1.vhd) | [mux4x1_tb](https://github.com/Priyanshu-1012/ECS711-vlsi-lab-stuff/blob/main/lab1-mux-demux/mux/mux4x1_tb.vhd) | [mux4x1](https://edaplayground.com/x/8w58)|
