$date
	Fri Aug 27 21:17:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module countermod10_test $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var wire 4 # ones [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var wire 4 * ones [3:0] $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var reg 4 + cur_state [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
b110 )
1(
0'
b110 &
1%
0$
bx #
0"
x!
$end
#5
0(
#10
0!
b110 #
b110 *
b110 +
1$
#15
1(
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#410
1$
#420
0$
