git clone --depth 1 --no-tags https://github.com/zhudisheng/Study-System-Verilog-Step-By-Step.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524845179
git clone --depth 1 --no-tags https://github.com/merledu/Quad_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498810168
git clone --depth 1 --no-tags https://github.com/jeras/TCB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492579779
git clone --depth 1 --no-tags https://github.com/phuvg/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493231571
git clone --depth 1 --no-tags https://github.com/HickHackz/WorldsHardestGameSOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517913149
git clone --depth 1 --no-tags https://github.com/AntonyUsoltsev/Clock_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505014544
git clone --depth 1 --no-tags https://github.com/GCET231/fpga_labs_22_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524206631
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISC-V-32-bit-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515230547
git clone --depth 1 --no-tags https://github.com/ashleyjr/FPGA-Delay-Line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529014664
git clone --depth 1 --no-tags https://github.com/PierreBeurCoursework/cse140l-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515720296
git clone --depth 1 --no-tags https://github.com/JayKaku/100DaysOfRTL-Jay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525650303
git clone --depth 1 --no-tags https://github.com/lchi021497/sv-parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523973158
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e40s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498073075
git clone --depth 1 --no-tags https://github.com/jofrfu/PowerPC-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500152852
git clone --depth 1 --no-tags https://github.com/fjlic/CodesSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506398526
git clone --depth 1 --no-tags https://github.com/canbozaci/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526298611
git clone --depth 1 --no-tags https://github.com/woodrowb96/RISCV-core-in-sytemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506030519
git clone --depth 1 --no-tags https://github.com/remisiki/ECE4700J.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494367710
git clone --depth 1 --no-tags https://github.com/huabi-01/uvm_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515595477
git clone --depth 1 --no-tags https://github.com/mitshine/OOPs-concept-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524466472
git clone --depth 1 --no-tags https://github.com/tallurips91/Verif-CPD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539590076
git clone --depth 1 --no-tags https://github.com/vlsi-udec/jacc-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526689795
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496353135
git clone --depth 1 --no-tags https://github.com/abrahamjdn/MIPS-Single-Cycle-Verification-using-SV..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508590138
git clone --depth 1 --no-tags https://github.com/josephkb87/VerilogBasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499899801
git clone --depth 1 --no-tags https://github.com/alishairkhan7385/RISC-V-Single-Cycle-Datapath-in-System-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503995169
git clone --depth 1 --no-tags https://github.com/UandersonSilva/multiplicators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527993207
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/mips-micro-arcitechure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512467763
git clone --depth 1 --no-tags https://github.com/mingo99/uvm_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514186170
git clone --depth 1 --no-tags https://github.com/Hotwater17/VectorCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537020078
git clone --depth 1 --no-tags https://github.com/benjamin-havens/AMT_SQUAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493355974
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/2-Way_Associative_Cache_Controller-with-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495562581
git clone --depth 1 --no-tags https://github.com/saxbophone/factorio-train-balancer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511195541
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/KTMT_20212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510572491
git clone --depth 1 --no-tags https://github.com/IskXCr/CS211-Project-Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524450387
git clone --depth 1 --no-tags https://github.com/PhenomIIX6/BDcachecompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531352033
git clone --depth 1 --no-tags https://github.com/hallerp/atmt_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531848952
git clone --depth 1 --no-tags https://github.com/timewh/ddr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539312968
git clone --depth 1 --no-tags https://github.com/SerLippo/sl_uart_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500484770
git clone --depth 1 --no-tags https://github.com/10x-Engineers/Ibex-Core-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497972332
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501564685
git clone --depth 1 --no-tags https://github.com/ECE4278/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532833568
git clone --depth 1 --no-tags https://github.com/NishantSahay123/FIFO_VERFICATION_ENVIRONMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520150748
git clone --depth 1 --no-tags https://github.com/knhitesh/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518417861
git clone --depth 1 --no-tags https://github.com/rubensmz/uvm-cg-driven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502654872
git clone --depth 1 --no-tags https://github.com/ofernis/Multicycle-RISC-V-Extension-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491827317
git clone --depth 1 --no-tags https://github.com/edft56/TPUv1_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493817250
git clone --depth 1 --no-tags https://github.com/Giovoig/Aggregation-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501295570
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Idaten.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535053791
git clone --depth 1 --no-tags https://github.com/MFJI/NASBRESNET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496629732
git clone --depth 1 --no-tags https://github.com/usman1515/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505702591
git clone --depth 1 --no-tags https://github.com/nbdd0121/display_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500639652
git clone --depth 1 --no-tags https://github.com/Spaced-Cowboy/gowin-ddr3-phy-seq-only.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536394887
git clone --depth 1 --no-tags https://github.com/liu-hz18/Nontrivial-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537058927
git clone --depth 1 --no-tags https://github.com/Bh0jani/4bit_UpCounter_SV_TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522967876
git clone --depth 1 --no-tags https://github.com/Hikari-HN/risc-v-five-stage-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532187650
git clone --depth 1 --no-tags https://github.com/jerry1249756/DCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538865642
git clone --depth 1 --no-tags https://github.com/21st-centuryman/riscy_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509545398
git clone --depth 1 --no-tags https://github.com/zombie782/KNN_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538226241
git clone --depth 1 --no-tags https://github.com/dherdus/PPCU_VLSI_projekt_DH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495830501
git clone --depth 1 --no-tags https://github.com/ACoutaux/SE204.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496579918
git clone --depth 1 --no-tags https://github.com/kenzhang82/mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497555538
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/4_5arraymult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499287917
git clone --depth 1 --no-tags https://github.com/wei1105/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494036623
git clone --depth 1 --no-tags https://github.com/kelhuynh/MECHTRON-3TB4-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501717519
git clone --depth 1 --no-tags https://github.com/Pocketkid2/Edalize-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492009901
git clone --depth 1 --no-tags https://github.com/KyleKaleClark/EEE333Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492677474
git clone --depth 1 --no-tags https://github.com/miyagi7716/hakaton_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492832474
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/uvma_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520730010
git clone --depth 1 --no-tags https://github.com/DarthHyperion/Adder_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522131974
git clone --depth 1 --no-tags https://github.com/leoschopick/pac-man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522289982
git clone --depth 1 --no-tags https://github.com/TheDK0309/Logic_Synthesis_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521601659
git clone --depth 1 --no-tags https://github.com/ArtemBReal/modified-ram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524894844
git clone --depth 1 --no-tags https://github.com/utkarshsarbahi1998/Intel_Quartus_Prime_SystemVerilog_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524750677
git clone --depth 1 --no-tags https://github.com/LoesterFranco/axi_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525066324
git clone --depth 1 --no-tags https://github.com/hp22-ela21/Mikrodator-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514202687
git clone --depth 1 --no-tags https://github.com/ErikPihl/Microcontroller-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514197941
git clone --depth 1 --no-tags https://github.com/mitshine/top-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517601692
git clone --depth 1 --no-tags https://github.com/UncleZhang13/UVM_NEW_FILE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524399784
git clone --depth 1 --no-tags https://github.com/Wishah-Naseer/SweRV_F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523674055
git clone --depth 1 --no-tags https://github.com/pavan-raj-verification/100DaysofRTL_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523767804
git clone --depth 1 --no-tags https://github.com/Dashtocalmdown/uvm_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521551943
git clone --depth 1 --no-tags https://github.com/tjt7a/ultrascan-hls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504195883
git clone --depth 1 --no-tags https://github.com/pcornier/BasicMasterJr_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504599147
git clone --depth 1 --no-tags https://github.com/Askartos/openPwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511725703
git clone --depth 1 --no-tags https://github.com/YaMsoulm/pratice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512126317
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Lab-18-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515287433
git clone --depth 1 --no-tags https://github.com/amiteshkr63/SPI_Master_Design_System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515097673
git clone --depth 1 --no-tags https://github.com/jigishaa2/RTL-File-generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512599264
git clone --depth 1 --no-tags https://github.com/JoaoJoaoVF/TP-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516062393
git clone --depth 1 --no-tags https://github.com/bismark09/repo_for_trial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525536444
git clone --depth 1 --no-tags https://github.com/MSaqi/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508159167
git clone --depth 1 --no-tags https://github.com/RRemixx/optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507727212
git clone --depth 1 --no-tags https://github.com/pramath-haritz/simple-verilog-applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538587000
git clone --depth 1 --no-tags https://github.com/CynthiaLi1018/EE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528146607
git clone --depth 1 --no-tags https://github.com/dirkarnez/verilog-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526241657
git clone --depth 1 --no-tags https://github.com/dannydang-cp/CPE233-Computer-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526338005
git clone --depth 1 --no-tags https://github.com/asahsieh/ic-design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529093995
git clone --depth 1 --no-tags https://github.com/NayaKim/naya_hpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531017456
