iverilog -o alu_sim alu_tb.v alu.v full_adder.v full_subtractor.v peres_gate.v
vvp alu_sim
gtkwave alu_tb.vcd


IMPORTANT:
1- if testbench contains the respective .v file, only mention 'filename_tb.v' file in command line
2- always include the files that are being instantiated in other top modules
3- in order to compile the files for debugging enter the following command in cmd - iverilog test.out filename.v