Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 34103975f6e348bba5ac5b1d9b076409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PC_sim_behav xil_defaultlib.PC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sources_1/imports/Desktop/MUX.v" Line 29. Module mux2_1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sources_1/imports/Desktop/MUX.v" Line 29. Module mux2_1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sources_1/imports/Desktop/MUX.v" Line 29. Module mux2_1_32bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1_32bit
Compiling module xil_defaultlib.Pc
Compiling module xil_defaultlib.PC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot PC_sim_behav
