// Seed: 1659456858
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_4;
  always @(posedge id_3 == 1) begin : LABEL_0
    id_2 = id_4;
  end
  id_5(
      .id_0(), .id_1((id_1 || id_4 && 1)), .id_2(), .id_3(id_3), .id_4(1 == 1)
  );
  wire id_6 = 1;
  wire id_7;
  reg  id_8 = id_6 || 1 && 1;
  always @(*) if (1 || 1 + 1'd0 < id_1) id_8 <= 1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  initial id_1 <= 1 == 1'h0;
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
