# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../SDF_proj_v2.gen/sources_1/bd/design_1/ipshared/4e49" \
"tb_Axi_Stream_time_synth.v" \

# Do not sort compile order
nosort
