// Seed: 1507195459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output wand  id_0,
    input  wor   id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wor   id_4,
    output wand  id_5,
    input  uwire id_6
);
  wire id_8 = 1 - {id_4, 1'b0, id_1};
  module_0(
      id_8, id_8, id_8, id_8
  );
  wire id_9;
  wire id_10;
  always id_3 = 1'h0;
  wire id_11;
  assign id_5 = id_11 == 1;
endmodule
