INFO: [VRFC 10-163] Analyzing VHDL file "F:/vivado_proj/Interface_SRAM/project_SRAM/project_SRAM.srcs/sim/test_interface_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interface_tb2'
