#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Dec  3 16:08:47 2025
# Process ID         : 24892
# Current directory  : A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1
# Command line       : vivado.exe -log FMC.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FMC.tcl -notrace
# Log file           : A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC.vdi
# Journal file       : A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1\vivado.jou
# Running On         : Fahu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 19327 MB
# Total Virtual      : 36218 MB
# Available Virtual  : 14686 MB
#-----------------------------------------------------------
source FMC.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 657.289 ; gain = 205.684
Command: link_design -top FMC -part xc7a50tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'debug_ila'
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 909.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: debug_ila UUID: ee6313c4-468d-5a6d-8335-2ec79f584c19 
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug_ila/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'debug_ila/inst'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug_ila/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'debug_ila/inst'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1621.031 ; gain = 574.660
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.srcs/constrs_1/new/IO.xdc]
Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/rtl/FSMC.xdc]
Finished Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/rtl/FSMC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1621.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.031 ; gain = 923.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.031 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c3c50dcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1652.898 ; gain = 31.867

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2095.887 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2095.887 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234
Phase 1.1 Core Generation And Design Setup | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234
Phase 1 Initialization | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b7843df7

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 2095.887 ; gain = 21.234

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d3127300

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Retarget | Checksum: 1d3127300
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b1c1d443

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Constant propagation | Checksum: 1b1c1d443
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2095.887 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.887 ; gain = 0.000
Phase 5 Sweep | Checksum: 11cbe1706

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Sweep | Checksum: 11cbe1706
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 69 cells
INFO: [Opt 31-1021] In phase Sweep, 862 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 11cbe1706

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
BUFG optimization | Checksum: 11cbe1706
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11cbe1706

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Shift Register Optimization | Checksum: 11cbe1706
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11cbe1706

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Post Processing Netlist | Checksum: 11cbe1706
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: cf65412e

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2095.887 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: cf65412e

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Phase 9 Finalization | Checksum: cf65412e

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              17  |                                             71  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              69  |                                            862  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cf65412e

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2095.887 ; gain = 21.234

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 165d0c1fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2167.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 165d0c1fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.730 ; gain = 71.844

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 165d0c1fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2167.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2167.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1442a5672

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:02:08 . Memory (MB): peak = 2167.730 ; gain = 546.699
INFO: [Vivado 12-24828] Executing command : report_drc -file FMC_drc_opted.rpt -pb FMC_drc_opted.pb -rpx FMC_drc_opted.rpx
Command: report_drc -file FMC_drc_opted.rpt -pb FMC_drc_opted.pb -rpx FMC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2167.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2167.730 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0d21e4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2167.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8050fa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.625 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dc0925f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dc0925f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dc0925f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b5b03c48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d4c55840

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d4c55840

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b5833baa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b5833baa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 0 LUT, combined 56 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2167.730 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    56  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16cc023f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 16c799ecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16c799ecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1364ac778

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10c7041fb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b9e8b2cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e6838711

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c24bccb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21575a85a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ca8d24f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ca8d24f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd2110d8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.832 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c46e7d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23ded2b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd2110d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.832. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e30fd11d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e30fd11d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e30fd11d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e30fd11d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e30fd11d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2167.730 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10d9b646b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000
Ending Placer Task | Checksum: d52086ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2167.730 ; gain = 0.000
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FMC_utilization_placed.rpt -pb FMC_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file FMC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file FMC_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2167.730 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.832 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2167.730 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2167.730 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2167.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c531e507 ConstDB: 0 ShapeSum: 915baeb RouteDB: 6d8e6c8
Post Restoration Checksum: NetGraph: 401129c6 | NumContArr: 90fa5fd0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2565d7ed0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2217.371 ; gain = 49.641

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2565d7ed0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2217.371 ; gain = 49.641

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2565d7ed0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2217.371 ; gain = 49.641
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2c7100956

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2247.926 ; gain = 80.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.871  | TNS=0.000  | WHS=-0.180 | THS=-75.830|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d493a83c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2247.926 ; gain = 80.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.871  | TNS=0.000  | WHS=-0.063 | THS=-0.126 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1e10b60c4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2247.926 ; gain = 80.195

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1e10b60c4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2272.125 ; gain = 104.395

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00510245 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3022
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3022
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 274029508

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 274029508

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1507bccdc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2272.125 ; gain = 104.395
Phase 4 Initial Routing | Checksum: 1507bccdc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 197c4462d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 246faef38

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2272.125 ; gain = 104.395
Phase 5 Rip-up And Reroute | Checksum: 246faef38

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bc2b8ef4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.344  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 269d2da9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 269d2da9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395
Phase 6 Delay and Skew Optimization | Checksum: 269d2da9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.344  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 260fa63cc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395
Phase 7 Post Hold Fix | Checksum: 260fa63cc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.758192 %
  Global Horizontal Routing Utilization  = 0.741671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 260fa63cc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 260fa63cc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2362f8c30

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2362f8c30

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.344  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2362f8c30

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395
Total Elapsed time in route_design: 59.366 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 98f927f6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.125 ; gain = 104.395
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 98f927f6

Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2272.125 ; gain = 104.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2272.125 ; gain = 104.395
INFO: [Vivado 12-24828] Executing command : report_drc -file FMC_drc_routed.rpt -pb FMC_drc_routed.pb -rpx FMC_drc_routed.rpx
Command: report_drc -file FMC_drc_routed.rpt -pb FMC_drc_routed.pb -rpx FMC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.121 ; gain = 16.996
INFO: [Vivado 12-24828] Executing command : report_methodology -file FMC_methodology_drc_routed.rpt -pb FMC_methodology_drc_routed.pb -rpx FMC_methodology_drc_routed.rpx
Command: report_methodology -file FMC_methodology_drc_routed.rpt -pb FMC_methodology_drc_routed.pb -rpx FMC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2313.672 ; gain = 24.551
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file FMC_timing_summary_routed.rpt -pb FMC_timing_summary_routed.pb -rpx FMC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file FMC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file FMC_route_status.rpt -pb FMC_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file FMC_power_routed.rpt -pb FMC_power_summary_routed.pb -rpx FMC_power_routed.rpx
Command: report_power -file FMC_power_routed.rpt -pb FMC_power_summary_routed.pb -rpx FMC_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file FMC_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file FMC_bus_skew_routed.rpt -pb FMC_bus_skew_routed.pb -rpx FMC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2318.250 ; gain = 46.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2327.078 ; gain = 8.828
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.528 . Memory (MB): peak = 2336.066 ; gain = 17.816
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2336.066 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2336.066 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2336.066 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2336.066 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.840 . Memory (MB): peak = 2336.066 ; gain = 17.816
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/FPGA_Prj/mcu_fsmc_test/mcu_fsmc_test.runs/impl_1/FMC_routed.dcp' has been generated.
Command: write_bitstream -force FMC.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12400896 bits.
Writing bitstream ./FMC.bit...
Writing bitstream ./FMC.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2827.090 ; gain = 491.023
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 16:13:51 2025...
