
PMOD_BTN_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002978  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002a38  08002a38  00012a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ac0  08002ac0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002ac0  08002ac0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ac0  08002ac0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ac0  08002ac0  00012ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ac4  08002ac4  00012ac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002ac8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000070  08002b38  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08002b38  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a19f  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bc0  00000000  00000000  0002a237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002bdf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000960  00000000  00000000  0002c820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000110a9  00000000  00000000  0002d180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c35c  00000000  00000000  0003e229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006696d  00000000  00000000  0004a585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b0ef2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026d4  00000000  00000000  000b0f48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002a20 	.word	0x08002a20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08002a20 	.word	0x08002a20

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b089      	sub	sp, #36	; 0x24
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	240c      	movs	r4, #12
 800023c:	193b      	adds	r3, r7, r4
 800023e:	0018      	movs	r0, r3
 8000240:	2314      	movs	r3, #20
 8000242:	001a      	movs	r2, r3
 8000244:	2100      	movs	r1, #0
 8000246:	f001 ffbd 	bl	80021c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800024a:	4b26      	ldr	r3, [pc, #152]	; (80002e4 <MX_GPIO_Init+0xb0>)
 800024c:	695a      	ldr	r2, [r3, #20]
 800024e:	4b25      	ldr	r3, [pc, #148]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000250:	2180      	movs	r1, #128	; 0x80
 8000252:	03c9      	lsls	r1, r1, #15
 8000254:	430a      	orrs	r2, r1
 8000256:	615a      	str	r2, [r3, #20]
 8000258:	4b22      	ldr	r3, [pc, #136]	; (80002e4 <MX_GPIO_Init+0xb0>)
 800025a:	695a      	ldr	r2, [r3, #20]
 800025c:	2380      	movs	r3, #128	; 0x80
 800025e:	03db      	lsls	r3, r3, #15
 8000260:	4013      	ands	r3, r2
 8000262:	60bb      	str	r3, [r7, #8]
 8000264:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000266:	4b1f      	ldr	r3, [pc, #124]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000268:	695a      	ldr	r2, [r3, #20]
 800026a:	4b1e      	ldr	r3, [pc, #120]	; (80002e4 <MX_GPIO_Init+0xb0>)
 800026c:	2180      	movs	r1, #128	; 0x80
 800026e:	0289      	lsls	r1, r1, #10
 8000270:	430a      	orrs	r2, r1
 8000272:	615a      	str	r2, [r3, #20]
 8000274:	4b1b      	ldr	r3, [pc, #108]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000276:	695a      	ldr	r2, [r3, #20]
 8000278:	2380      	movs	r3, #128	; 0x80
 800027a:	029b      	lsls	r3, r3, #10
 800027c:	4013      	ands	r3, r2
 800027e:	607b      	str	r3, [r7, #4]
 8000280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000282:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000284:	695a      	ldr	r2, [r3, #20]
 8000286:	4b17      	ldr	r3, [pc, #92]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000288:	2180      	movs	r1, #128	; 0x80
 800028a:	02c9      	lsls	r1, r1, #11
 800028c:	430a      	orrs	r2, r1
 800028e:	615a      	str	r2, [r3, #20]
 8000290:	4b14      	ldr	r3, [pc, #80]	; (80002e4 <MX_GPIO_Init+0xb0>)
 8000292:	695a      	ldr	r2, [r3, #20]
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	02db      	lsls	r3, r3, #11
 8000298:	4013      	ands	r3, r2
 800029a:	603b      	str	r3, [r7, #0]
 800029c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PMOD_A_Pin|PMOD_BTN_Pin|PMOD_B_Pin;
 800029e:	193b      	adds	r3, r7, r4
 80002a0:	22c1      	movs	r2, #193	; 0xc1
 80002a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002a4:	193b      	adds	r3, r7, r4
 80002a6:	4a10      	ldr	r2, [pc, #64]	; (80002e8 <MX_GPIO_Init+0xb4>)
 80002a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002aa:	193b      	adds	r3, r7, r4
 80002ac:	2200      	movs	r2, #0
 80002ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	4a0e      	ldr	r2, [pc, #56]	; (80002ec <MX_GPIO_Init+0xb8>)
 80002b4:	0019      	movs	r1, r3
 80002b6:	0010      	movs	r0, r2
 80002b8:	f000 fbf0 	bl	8000a9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80002bc:	2200      	movs	r2, #0
 80002be:	2100      	movs	r1, #0
 80002c0:	2005      	movs	r0, #5
 80002c2:	f000 fbb9 	bl	8000a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80002c6:	2005      	movs	r0, #5
 80002c8:	f000 fbcb 	bl	8000a62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2100      	movs	r1, #0
 80002d0:	2007      	movs	r0, #7
 80002d2:	f000 fbb1 	bl	8000a38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80002d6:	2007      	movs	r0, #7
 80002d8:	f000 fbc3 	bl	8000a62 <HAL_NVIC_EnableIRQ>

}
 80002dc:	46c0      	nop			; (mov r8, r8)
 80002de:	46bd      	mov	sp, r7
 80002e0:	b009      	add	sp, #36	; 0x24
 80002e2:	bd90      	pop	{r4, r7, pc}
 80002e4:	40021000 	.word	0x40021000
 80002e8:	10110000 	.word	0x10110000
 80002ec:	48000400 	.word	0x48000400

080002f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	0002      	movs	r2, r0
 80002f8:	1dbb      	adds	r3, r7, #6
 80002fa:	801a      	strh	r2, [r3, #0]
	/*
	 *
	 * Sense Rotary Encoder Direction
	 *
	 */
	if(GPIO_Pin == PMOD_BTN_Pin)
 80002fc:	1dbb      	adds	r3, r7, #6
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	2b40      	cmp	r3, #64	; 0x40
 8000302:	d101      	bne.n	8000308 <HAL_GPIO_EXTI_Callback+0x18>
	{
		__NOP(); // Push-Button pressed
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	e032      	b.n	800036e <HAL_GPIO_EXTI_Callback+0x7e>
	}
	else if(GPIO_Pin == PMOD_A_Pin)
 8000308:	1dbb      	adds	r3, r7, #6
 800030a:	881b      	ldrh	r3, [r3, #0]
 800030c:	2b01      	cmp	r3, #1
 800030e:	d115      	bne.n	800033c <HAL_GPIO_EXTI_Callback+0x4c>
	{
		__NOP(); // A signal detected
 8000310:	46c0      	nop			; (mov r8, r8)

		//Sense direction
		if(b==true)
 8000312:	4b19      	ldr	r3, [pc, #100]	; (8000378 <HAL_GPIO_EXTI_Callback+0x88>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	b2db      	uxtb	r3, r3
 8000318:	2b00      	cmp	r3, #0
 800031a:	d00b      	beq.n	8000334 <HAL_GPIO_EXTI_Callback+0x44>
		{
			rotary_val++;
 800031c:	4b17      	ldr	r3, [pc, #92]	; (800037c <HAL_GPIO_EXTI_Callback+0x8c>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	1c5a      	adds	r2, r3, #1
 8000322:	4b16      	ldr	r3, [pc, #88]	; (800037c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000324:	601a      	str	r2, [r3, #0]
			a = false;
 8000326:	4b16      	ldr	r3, [pc, #88]	; (8000380 <HAL_GPIO_EXTI_Callback+0x90>)
 8000328:	2200      	movs	r2, #0
 800032a:	701a      	strb	r2, [r3, #0]
			b = false;
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <HAL_GPIO_EXTI_Callback+0x88>)
 800032e:	2200      	movs	r2, #0
 8000330:	701a      	strb	r2, [r3, #0]
 8000332:	e01c      	b.n	800036e <HAL_GPIO_EXTI_Callback+0x7e>
		}
		else
		{
			a = true;
 8000334:	4b12      	ldr	r3, [pc, #72]	; (8000380 <HAL_GPIO_EXTI_Callback+0x90>)
 8000336:	2201      	movs	r2, #1
 8000338:	701a      	strb	r2, [r3, #0]
 800033a:	e018      	b.n	800036e <HAL_GPIO_EXTI_Callback+0x7e>
		}



	}
	else if(GPIO_Pin == PMOD_B_Pin)
 800033c:	1dbb      	adds	r3, r7, #6
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	2b80      	cmp	r3, #128	; 0x80
 8000342:	d114      	bne.n	800036e <HAL_GPIO_EXTI_Callback+0x7e>
	{
		__NOP(); // B signal detected
 8000344:	46c0      	nop			; (mov r8, r8)

		//Sense direction
		if(a==true)
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <HAL_GPIO_EXTI_Callback+0x90>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	b2db      	uxtb	r3, r3
 800034c:	2b00      	cmp	r3, #0
 800034e:	d00b      	beq.n	8000368 <HAL_GPIO_EXTI_Callback+0x78>
		{
			rotary_val--;
 8000350:	4b0a      	ldr	r3, [pc, #40]	; (800037c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	1e5a      	subs	r2, r3, #1
 8000356:	4b09      	ldr	r3, [pc, #36]	; (800037c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000358:	601a      	str	r2, [r3, #0]
			a = false;
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <HAL_GPIO_EXTI_Callback+0x90>)
 800035c:	2200      	movs	r2, #0
 800035e:	701a      	strb	r2, [r3, #0]
			b = false;
 8000360:	4b05      	ldr	r3, [pc, #20]	; (8000378 <HAL_GPIO_EXTI_Callback+0x88>)
 8000362:	2200      	movs	r2, #0
 8000364:	701a      	strb	r2, [r3, #0]
 8000366:	e002      	b.n	800036e <HAL_GPIO_EXTI_Callback+0x7e>
		}
		else
		{
			b = true;
 8000368:	4b03      	ldr	r3, [pc, #12]	; (8000378 <HAL_GPIO_EXTI_Callback+0x88>)
 800036a:	2201      	movs	r2, #1
 800036c:	701a      	strb	r2, [r3, #0]
		}
	}

	__NOP();
 800036e:	46c0      	nop			; (mov r8, r8)
	// End Sense Rotary Encoder Direction

}
 8000370:	46c0      	nop			; (mov r8, r8)
 8000372:	46bd      	mov	sp, r7
 8000374:	b002      	add	sp, #8
 8000376:	bd80      	pop	{r7, pc}
 8000378:	2000009c 	.word	0x2000009c
 800037c:	2000008c 	.word	0x2000008c
 8000380:	2000009d 	.word	0x2000009d

08000384 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000384:	b590      	push	{r4, r7, lr}
 8000386:	b08f      	sub	sp, #60	; 0x3c
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800038a:	f000 fa21 	bl	80007d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800038e:	f000 f847 	bl	8000420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000392:	f7ff ff4f 	bl	8000234 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000396:	f000 f973 	bl	8000680 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 800039a:	f000 f929 	bl	80005f0 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  //UART
  uart_buf_len = sprintf(uart_buf, "Timer test.\r\n");
 800039e:	4a1b      	ldr	r2, [pc, #108]	; (800040c <main+0x88>)
 80003a0:	003b      	movs	r3, r7
 80003a2:	0011      	movs	r1, r2
 80003a4:	0018      	movs	r0, r3
 80003a6:	f001 ff15 	bl	80021d4 <siprintf>
 80003aa:	0003      	movs	r3, r0
 80003ac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);
 80003ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003b0:	b29a      	uxth	r2, r3
 80003b2:	0039      	movs	r1, r7
 80003b4:	4816      	ldr	r0, [pc, #88]	; (8000410 <main+0x8c>)
 80003b6:	2364      	movs	r3, #100	; 0x64
 80003b8:	f001 fb8c 	bl	8001ad4 <HAL_UART_Transmit>

  //Start Timer
  HAL_TIM_Base_Start(&htim16);
 80003bc:	4b15      	ldr	r3, [pc, #84]	; (8000414 <main+0x90>)
 80003be:	0018      	movs	r0, r3
 80003c0:	f001 fa7a 	bl	80018b8 <HAL_TIM_Base_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Get current time cnt
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 80003c4:	4b13      	ldr	r3, [pc, #76]	; (8000414 <main+0x90>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003ca:	2432      	movs	r4, #50	; 0x32
 80003cc:	193b      	adds	r3, r7, r4
 80003ce:	801a      	strh	r2, [r3, #0]

	  //Wait
	  HAL_Delay(20);
 80003d0:	2014      	movs	r0, #20
 80003d2:	f000 fa61 	bl	8000898 <HAL_Delay>

	  //Get Time Elapsed
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16) - timer_val;
 80003d6:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <main+0x90>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003dc:	b299      	uxth	r1, r3
 80003de:	193b      	adds	r3, r7, r4
 80003e0:	193a      	adds	r2, r7, r4
 80003e2:	8812      	ldrh	r2, [r2, #0]
 80003e4:	1a8a      	subs	r2, r1, r2
 80003e6:	801a      	strh	r2, [r3, #0]

	  //Send UART
	  //uart_buf_len = sprintf(uart_buf, "Elapsed Time: %u us\r\n", timer_val);
	  uart_buf_len = sprintf(uart_buf, "COUNT: %d\r\n", rotary_val);
 80003e8:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <main+0x94>)
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	490b      	ldr	r1, [pc, #44]	; (800041c <main+0x98>)
 80003ee:	003b      	movs	r3, r7
 80003f0:	0018      	movs	r0, r3
 80003f2:	f001 feef 	bl	80021d4 <siprintf>
 80003f6:	0003      	movs	r3, r0
 80003f8:	637b      	str	r3, [r7, #52]	; 0x34
	  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);
 80003fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003fc:	b29a      	uxth	r2, r3
 80003fe:	0039      	movs	r1, r7
 8000400:	4803      	ldr	r0, [pc, #12]	; (8000410 <main+0x8c>)
 8000402:	2364      	movs	r3, #100	; 0x64
 8000404:	f001 fb66 	bl	8001ad4 <HAL_UART_Transmit>
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 8000408:	e7dc      	b.n	80003c4 <main+0x40>
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	08002a38 	.word	0x08002a38
 8000410:	200000e8 	.word	0x200000e8
 8000414:	200000a0 	.word	0x200000a0
 8000418:	2000008c 	.word	0x2000008c
 800041c:	08002a48 	.word	0x08002a48

08000420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000420:	b590      	push	{r4, r7, lr}
 8000422:	b095      	sub	sp, #84	; 0x54
 8000424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000426:	2420      	movs	r4, #32
 8000428:	193b      	adds	r3, r7, r4
 800042a:	0018      	movs	r0, r3
 800042c:	2330      	movs	r3, #48	; 0x30
 800042e:	001a      	movs	r2, r3
 8000430:	2100      	movs	r1, #0
 8000432:	f001 fec7 	bl	80021c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000436:	2310      	movs	r3, #16
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	0018      	movs	r0, r3
 800043c:	2310      	movs	r3, #16
 800043e:	001a      	movs	r2, r3
 8000440:	2100      	movs	r1, #0
 8000442:	f001 febf 	bl	80021c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000446:	003b      	movs	r3, r7
 8000448:	0018      	movs	r0, r3
 800044a:	2310      	movs	r3, #16
 800044c:	001a      	movs	r2, r3
 800044e:	2100      	movs	r1, #0
 8000450:	f001 feb8 	bl	80021c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000454:	0021      	movs	r1, r4
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2202      	movs	r2, #2
 800045a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2201      	movs	r2, #1
 8000460:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2210      	movs	r2, #16
 8000466:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046e:	187b      	adds	r3, r7, r1
 8000470:	0018      	movs	r0, r3
 8000472:	f000 fc97 	bl	8000da4 <HAL_RCC_OscConfig>
 8000476:	1e03      	subs	r3, r0, #0
 8000478:	d001      	beq.n	800047e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800047a:	f000 f828 	bl	80004ce <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800047e:	2110      	movs	r1, #16
 8000480:	187b      	adds	r3, r7, r1
 8000482:	2207      	movs	r2, #7
 8000484:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2200      	movs	r2, #0
 800048a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2200      	movs	r2, #0
 8000490:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000492:	187b      	adds	r3, r7, r1
 8000494:	2200      	movs	r2, #0
 8000496:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000498:	187b      	adds	r3, r7, r1
 800049a:	2100      	movs	r1, #0
 800049c:	0018      	movs	r0, r3
 800049e:	f000 ff9b 	bl	80013d8 <HAL_RCC_ClockConfig>
 80004a2:	1e03      	subs	r3, r0, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80004a6:	f000 f812 	bl	80004ce <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004aa:	003b      	movs	r3, r7
 80004ac:	2201      	movs	r2, #1
 80004ae:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004b0:	003b      	movs	r3, r7
 80004b2:	2200      	movs	r2, #0
 80004b4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004b6:	003b      	movs	r3, r7
 80004b8:	0018      	movs	r0, r3
 80004ba:	f001 f8df 	bl	800167c <HAL_RCCEx_PeriphCLKConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80004c2:	f000 f804 	bl	80004ce <Error_Handler>
  }
}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b015      	add	sp, #84	; 0x54
 80004cc:	bd90      	pop	{r4, r7, pc}

080004ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ce:	b580      	push	{r7, lr}
 80004d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d2:	b672      	cpsid	i
}
 80004d4:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  __NOP();
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	e7fd      	b.n	80004d6 <Error_Handler+0x8>
	...

080004dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004e2:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <HAL_MspInit+0x44>)
 80004e4:	699a      	ldr	r2, [r3, #24]
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <HAL_MspInit+0x44>)
 80004e8:	2101      	movs	r1, #1
 80004ea:	430a      	orrs	r2, r1
 80004ec:	619a      	str	r2, [r3, #24]
 80004ee:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <HAL_MspInit+0x44>)
 80004f0:	699b      	ldr	r3, [r3, #24]
 80004f2:	2201      	movs	r2, #1
 80004f4:	4013      	ands	r3, r2
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <HAL_MspInit+0x44>)
 80004fc:	69da      	ldr	r2, [r3, #28]
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <HAL_MspInit+0x44>)
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0549      	lsls	r1, r1, #21
 8000504:	430a      	orrs	r2, r1
 8000506:	61da      	str	r2, [r3, #28]
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <HAL_MspInit+0x44>)
 800050a:	69da      	ldr	r2, [r3, #28]
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	055b      	lsls	r3, r3, #21
 8000510:	4013      	ands	r3, r2
 8000512:	603b      	str	r3, [r7, #0]
 8000514:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	b002      	add	sp, #8
 800051c:	bd80      	pop	{r7, pc}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	40021000 	.word	0x40021000

08000524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000528:	e7fe      	b.n	8000528 <NMI_Handler+0x4>

0800052a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800052e:	e7fe      	b.n	800052e <HardFault_Handler+0x4>

08000530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000548:	f000 f98a 	bl	8000860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800054c:	46c0      	nop			; (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000552:	b580      	push	{r7, lr}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000556:	2001      	movs	r0, #1
 8000558:	f000 fc08 	bl	8000d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000566:	2040      	movs	r0, #64	; 0x40
 8000568:	f000 fc00 	bl	8000d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800056c:	2080      	movs	r0, #128	; 0x80
 800056e:	f000 fbfd 	bl	8000d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}

08000578 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000580:	4a14      	ldr	r2, [pc, #80]	; (80005d4 <_sbrk+0x5c>)
 8000582:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <_sbrk+0x60>)
 8000584:	1ad3      	subs	r3, r2, r3
 8000586:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800058c:	4b13      	ldr	r3, [pc, #76]	; (80005dc <_sbrk+0x64>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d102      	bne.n	800059a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000594:	4b11      	ldr	r3, [pc, #68]	; (80005dc <_sbrk+0x64>)
 8000596:	4a12      	ldr	r2, [pc, #72]	; (80005e0 <_sbrk+0x68>)
 8000598:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800059a:	4b10      	ldr	r3, [pc, #64]	; (80005dc <_sbrk+0x64>)
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	18d3      	adds	r3, r2, r3
 80005a2:	693a      	ldr	r2, [r7, #16]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d207      	bcs.n	80005b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005a8:	f001 fde2 	bl	8002170 <__errno>
 80005ac:	0003      	movs	r3, r0
 80005ae:	220c      	movs	r2, #12
 80005b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005b2:	2301      	movs	r3, #1
 80005b4:	425b      	negs	r3, r3
 80005b6:	e009      	b.n	80005cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <_sbrk+0x64>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <_sbrk+0x64>)
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	18d2      	adds	r2, r2, r3
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <_sbrk+0x64>)
 80005c8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80005ca:	68fb      	ldr	r3, [r7, #12]
}
 80005cc:	0018      	movs	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	b006      	add	sp, #24
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20001000 	.word	0x20001000
 80005d8:	00000400 	.word	0x00000400
 80005dc:	20000090 	.word	0x20000090
 80005e0:	20000180 	.word	0x20000180

080005e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
	...

080005f0 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	; (8000634 <MX_TIM16_Init+0x44>)
 80005f6:	4a10      	ldr	r2, [pc, #64]	; (8000638 <MX_TIM16_Init+0x48>)
 80005f8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8-1;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <MX_TIM16_Init+0x44>)
 80005fc:	2207      	movs	r2, #7
 80005fe:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <MX_TIM16_Init+0x44>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <MX_TIM16_Init+0x44>)
 8000608:	4a0c      	ldr	r2, [pc, #48]	; (800063c <MX_TIM16_Init+0x4c>)
 800060a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <MX_TIM16_Init+0x44>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000612:	4b08      	ldr	r3, [pc, #32]	; (8000634 <MX_TIM16_Init+0x44>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <MX_TIM16_Init+0x44>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800061e:	4b05      	ldr	r3, [pc, #20]	; (8000634 <MX_TIM16_Init+0x44>)
 8000620:	0018      	movs	r0, r3
 8000622:	f001 f8f9 	bl	8001818 <HAL_TIM_Base_Init>
 8000626:	1e03      	subs	r3, r0, #0
 8000628:	d001      	beq.n	800062e <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800062a:	f7ff ff50 	bl	80004ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200000a0 	.word	0x200000a0
 8000638:	40014400 	.word	0x40014400
 800063c:	0000ffff 	.word	0x0000ffff

08000640 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a0a      	ldr	r2, [pc, #40]	; (8000678 <HAL_TIM_Base_MspInit+0x38>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d10d      	bne.n	800066e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000652:	4b0a      	ldr	r3, [pc, #40]	; (800067c <HAL_TIM_Base_MspInit+0x3c>)
 8000654:	699a      	ldr	r2, [r3, #24]
 8000656:	4b09      	ldr	r3, [pc, #36]	; (800067c <HAL_TIM_Base_MspInit+0x3c>)
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	0289      	lsls	r1, r1, #10
 800065c:	430a      	orrs	r2, r1
 800065e:	619a      	str	r2, [r3, #24]
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <HAL_TIM_Base_MspInit+0x3c>)
 8000662:	699a      	ldr	r2, [r3, #24]
 8000664:	2380      	movs	r3, #128	; 0x80
 8000666:	029b      	lsls	r3, r3, #10
 8000668:	4013      	ands	r3, r2
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b004      	add	sp, #16
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	40014400 	.word	0x40014400
 800067c:	40021000 	.word	0x40021000

08000680 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000684:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 8000686:	4a15      	ldr	r2, [pc, #84]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 8000688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800068a:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 800068c:	2296      	movs	r2, #150	; 0x96
 800068e:	0212      	lsls	r2, r2, #8
 8000690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b6:	4b08      	ldr	r3, [pc, #32]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006be:	2200      	movs	r2, #0
 80006c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006c2:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <MX_USART1_UART_Init+0x58>)
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 f9b1 	bl	8001a2c <HAL_UART_Init>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006ce:	f7ff fefe 	bl	80004ce <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000e8 	.word	0x200000e8
 80006dc:	40013800 	.word	0x40013800

080006e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006e0:	b590      	push	{r4, r7, lr}
 80006e2:	b08b      	sub	sp, #44	; 0x2c
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	2414      	movs	r4, #20
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	0018      	movs	r0, r3
 80006ee:	2314      	movs	r3, #20
 80006f0:	001a      	movs	r2, r3
 80006f2:	2100      	movs	r1, #0
 80006f4:	f001 fd66 	bl	80021c4 <memset>
  if(uartHandle->Instance==USART1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a1c      	ldr	r2, [pc, #112]	; (8000770 <HAL_UART_MspInit+0x90>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d132      	bne.n	8000768 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000702:	4b1c      	ldr	r3, [pc, #112]	; (8000774 <HAL_UART_MspInit+0x94>)
 8000704:	699a      	ldr	r2, [r3, #24]
 8000706:	4b1b      	ldr	r3, [pc, #108]	; (8000774 <HAL_UART_MspInit+0x94>)
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	01c9      	lsls	r1, r1, #7
 800070c:	430a      	orrs	r2, r1
 800070e:	619a      	str	r2, [r3, #24]
 8000710:	4b18      	ldr	r3, [pc, #96]	; (8000774 <HAL_UART_MspInit+0x94>)
 8000712:	699a      	ldr	r2, [r3, #24]
 8000714:	2380      	movs	r3, #128	; 0x80
 8000716:	01db      	lsls	r3, r3, #7
 8000718:	4013      	ands	r3, r2
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b15      	ldr	r3, [pc, #84]	; (8000774 <HAL_UART_MspInit+0x94>)
 8000720:	695a      	ldr	r2, [r3, #20]
 8000722:	4b14      	ldr	r3, [pc, #80]	; (8000774 <HAL_UART_MspInit+0x94>)
 8000724:	2180      	movs	r1, #128	; 0x80
 8000726:	0289      	lsls	r1, r1, #10
 8000728:	430a      	orrs	r2, r1
 800072a:	615a      	str	r2, [r3, #20]
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <HAL_UART_MspInit+0x94>)
 800072e:	695a      	ldr	r2, [r3, #20]
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	029b      	lsls	r3, r3, #10
 8000734:	4013      	ands	r3, r2
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800073a:	0021      	movs	r1, r4
 800073c:	187b      	adds	r3, r7, r1
 800073e:	4a0e      	ldr	r2, [pc, #56]	; (8000778 <HAL_UART_MspInit+0x98>)
 8000740:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2202      	movs	r2, #2
 8000746:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2203      	movs	r2, #3
 8000752:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2201      	movs	r2, #1
 8000758:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	187a      	adds	r2, r7, r1
 800075c:	2390      	movs	r3, #144	; 0x90
 800075e:	05db      	lsls	r3, r3, #23
 8000760:	0011      	movs	r1, r2
 8000762:	0018      	movs	r0, r3
 8000764:	f000 f99a 	bl	8000a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b00b      	add	sp, #44	; 0x2c
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	40013800 	.word	0x40013800
 8000774:	40021000 	.word	0x40021000
 8000778:	00008004 	.word	0x00008004

0800077c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800077c:	480d      	ldr	r0, [pc, #52]	; (80007b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800077e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000780:	480d      	ldr	r0, [pc, #52]	; (80007b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000782:	490e      	ldr	r1, [pc, #56]	; (80007bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000784:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <LoopForever+0xe>)
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000788:	e002      	b.n	8000790 <LoopCopyDataInit>

0800078a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800078a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800078c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800078e:	3304      	adds	r3, #4

08000790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000794:	d3f9      	bcc.n	800078a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000796:	4a0b      	ldr	r2, [pc, #44]	; (80007c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000798:	4c0b      	ldr	r4, [pc, #44]	; (80007c8 <LoopForever+0x16>)
  movs r3, #0
 800079a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800079c:	e001      	b.n	80007a2 <LoopFillZerobss>

0800079e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800079e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a0:	3204      	adds	r2, #4

080007a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a4:	d3fb      	bcc.n	800079e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80007a6:	f7ff ff1d 	bl	80005e4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80007aa:	f001 fce7 	bl	800217c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ae:	f7ff fde9 	bl	8000384 <main>

080007b2 <LoopForever>:

LoopForever:
    b LoopForever
 80007b2:	e7fe      	b.n	80007b2 <LoopForever>
  ldr   r0, =_estack
 80007b4:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80007b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007bc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007c0:	08002ac8 	.word	0x08002ac8
  ldr r2, =_sbss
 80007c4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007c8:	20000180 	.word	0x20000180

080007cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007cc:	e7fe      	b.n	80007cc <ADC1_IRQHandler>
	...

080007d0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <HAL_Init+0x24>)
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_Init+0x24>)
 80007da:	2110      	movs	r1, #16
 80007dc:	430a      	orrs	r2, r1
 80007de:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007e0:	2000      	movs	r0, #0
 80007e2:	f000 f809 	bl	80007f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007e6:	f7ff fe79 	bl	80004dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	40022000 	.word	0x40022000

080007f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000800:	4b14      	ldr	r3, [pc, #80]	; (8000854 <HAL_InitTick+0x5c>)
 8000802:	681c      	ldr	r4, [r3, #0]
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <HAL_InitTick+0x60>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	0019      	movs	r1, r3
 800080a:	23fa      	movs	r3, #250	; 0xfa
 800080c:	0098      	lsls	r0, r3, #2
 800080e:	f7ff fc85 	bl	800011c <__udivsi3>
 8000812:	0003      	movs	r3, r0
 8000814:	0019      	movs	r1, r3
 8000816:	0020      	movs	r0, r4
 8000818:	f7ff fc80 	bl	800011c <__udivsi3>
 800081c:	0003      	movs	r3, r0
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f92f 	bl	8000a82 <HAL_SYSTICK_Config>
 8000824:	1e03      	subs	r3, r0, #0
 8000826:	d001      	beq.n	800082c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000828:	2301      	movs	r3, #1
 800082a:	e00f      	b.n	800084c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b03      	cmp	r3, #3
 8000830:	d80b      	bhi.n	800084a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000832:	6879      	ldr	r1, [r7, #4]
 8000834:	2301      	movs	r3, #1
 8000836:	425b      	negs	r3, r3
 8000838:	2200      	movs	r2, #0
 800083a:	0018      	movs	r0, r3
 800083c:	f000 f8fc 	bl	8000a38 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <HAL_InitTick+0x64>)
 8000842:	687a      	ldr	r2, [r7, #4]
 8000844:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000846:	2300      	movs	r3, #0
 8000848:	e000      	b.n	800084c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800084a:	2301      	movs	r3, #1
}
 800084c:	0018      	movs	r0, r3
 800084e:	46bd      	mov	sp, r7
 8000850:	b003      	add	sp, #12
 8000852:	bd90      	pop	{r4, r7, pc}
 8000854:	20000000 	.word	0x20000000
 8000858:	20000008 	.word	0x20000008
 800085c:	20000004 	.word	0x20000004

08000860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000864:	4b05      	ldr	r3, [pc, #20]	; (800087c <HAL_IncTick+0x1c>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	001a      	movs	r2, r3
 800086a:	4b05      	ldr	r3, [pc, #20]	; (8000880 <HAL_IncTick+0x20>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	18d2      	adds	r2, r2, r3
 8000870:	4b03      	ldr	r3, [pc, #12]	; (8000880 <HAL_IncTick+0x20>)
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	46c0      	nop			; (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	20000008 	.word	0x20000008
 8000880:	2000016c 	.word	0x2000016c

08000884 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  return uwTick;
 8000888:	4b02      	ldr	r3, [pc, #8]	; (8000894 <HAL_GetTick+0x10>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	0018      	movs	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	2000016c 	.word	0x2000016c

08000898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a0:	f7ff fff0 	bl	8000884 <HAL_GetTick>
 80008a4:	0003      	movs	r3, r0
 80008a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	3301      	adds	r3, #1
 80008b0:	d005      	beq.n	80008be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b2:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <HAL_Delay+0x44>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	001a      	movs	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	189b      	adds	r3, r3, r2
 80008bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	f7ff ffe0 	bl	8000884 <HAL_GetTick>
 80008c4:	0002      	movs	r2, r0
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d8f7      	bhi.n	80008c0 <HAL_Delay+0x28>
  {
  }
}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46c0      	nop			; (mov r8, r8)
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b004      	add	sp, #16
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	20000008 	.word	0x20000008

080008e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	0002      	movs	r2, r0
 80008e8:	1dfb      	adds	r3, r7, #7
 80008ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	1dfb      	adds	r3, r7, #7
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b7f      	cmp	r3, #127	; 0x7f
 80008f2:	d809      	bhi.n	8000908 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	001a      	movs	r2, r3
 80008fa:	231f      	movs	r3, #31
 80008fc:	401a      	ands	r2, r3
 80008fe:	4b04      	ldr	r3, [pc, #16]	; (8000910 <__NVIC_EnableIRQ+0x30>)
 8000900:	2101      	movs	r1, #1
 8000902:	4091      	lsls	r1, r2
 8000904:	000a      	movs	r2, r1
 8000906:	601a      	str	r2, [r3, #0]
  }
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	b002      	add	sp, #8
 800090e:	bd80      	pop	{r7, pc}
 8000910:	e000e100 	.word	0xe000e100

08000914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	0002      	movs	r2, r0
 800091c:	6039      	str	r1, [r7, #0]
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b7f      	cmp	r3, #127	; 0x7f
 8000928:	d828      	bhi.n	800097c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800092a:	4a2f      	ldr	r2, [pc, #188]	; (80009e8 <__NVIC_SetPriority+0xd4>)
 800092c:	1dfb      	adds	r3, r7, #7
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b25b      	sxtb	r3, r3
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	33c0      	adds	r3, #192	; 0xc0
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	589b      	ldr	r3, [r3, r2]
 800093a:	1dfa      	adds	r2, r7, #7
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	0011      	movs	r1, r2
 8000940:	2203      	movs	r2, #3
 8000942:	400a      	ands	r2, r1
 8000944:	00d2      	lsls	r2, r2, #3
 8000946:	21ff      	movs	r1, #255	; 0xff
 8000948:	4091      	lsls	r1, r2
 800094a:	000a      	movs	r2, r1
 800094c:	43d2      	mvns	r2, r2
 800094e:	401a      	ands	r2, r3
 8000950:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	019b      	lsls	r3, r3, #6
 8000956:	22ff      	movs	r2, #255	; 0xff
 8000958:	401a      	ands	r2, r3
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0018      	movs	r0, r3
 8000960:	2303      	movs	r3, #3
 8000962:	4003      	ands	r3, r0
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000968:	481f      	ldr	r0, [pc, #124]	; (80009e8 <__NVIC_SetPriority+0xd4>)
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b25b      	sxtb	r3, r3
 8000970:	089b      	lsrs	r3, r3, #2
 8000972:	430a      	orrs	r2, r1
 8000974:	33c0      	adds	r3, #192	; 0xc0
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800097a:	e031      	b.n	80009e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097c:	4a1b      	ldr	r2, [pc, #108]	; (80009ec <__NVIC_SetPriority+0xd8>)
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	0019      	movs	r1, r3
 8000984:	230f      	movs	r3, #15
 8000986:	400b      	ands	r3, r1
 8000988:	3b08      	subs	r3, #8
 800098a:	089b      	lsrs	r3, r3, #2
 800098c:	3306      	adds	r3, #6
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	18d3      	adds	r3, r2, r3
 8000992:	3304      	adds	r3, #4
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	1dfa      	adds	r2, r7, #7
 8000998:	7812      	ldrb	r2, [r2, #0]
 800099a:	0011      	movs	r1, r2
 800099c:	2203      	movs	r2, #3
 800099e:	400a      	ands	r2, r1
 80009a0:	00d2      	lsls	r2, r2, #3
 80009a2:	21ff      	movs	r1, #255	; 0xff
 80009a4:	4091      	lsls	r1, r2
 80009a6:	000a      	movs	r2, r1
 80009a8:	43d2      	mvns	r2, r2
 80009aa:	401a      	ands	r2, r3
 80009ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	019b      	lsls	r3, r3, #6
 80009b2:	22ff      	movs	r2, #255	; 0xff
 80009b4:	401a      	ands	r2, r3
 80009b6:	1dfb      	adds	r3, r7, #7
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	0018      	movs	r0, r3
 80009bc:	2303      	movs	r3, #3
 80009be:	4003      	ands	r3, r0
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009c4:	4809      	ldr	r0, [pc, #36]	; (80009ec <__NVIC_SetPriority+0xd8>)
 80009c6:	1dfb      	adds	r3, r7, #7
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	001c      	movs	r4, r3
 80009cc:	230f      	movs	r3, #15
 80009ce:	4023      	ands	r3, r4
 80009d0:	3b08      	subs	r3, #8
 80009d2:	089b      	lsrs	r3, r3, #2
 80009d4:	430a      	orrs	r2, r1
 80009d6:	3306      	adds	r3, #6
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	18c3      	adds	r3, r0, r3
 80009dc:	3304      	adds	r3, #4
 80009de:	601a      	str	r2, [r3, #0]
}
 80009e0:	46c0      	nop			; (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b003      	add	sp, #12
 80009e6:	bd90      	pop	{r4, r7, pc}
 80009e8:	e000e100 	.word	0xe000e100
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	1e5a      	subs	r2, r3, #1
 80009fc:	2380      	movs	r3, #128	; 0x80
 80009fe:	045b      	lsls	r3, r3, #17
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d301      	bcc.n	8000a08 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a04:	2301      	movs	r3, #1
 8000a06:	e010      	b.n	8000a2a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a08:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <SysTick_Config+0x44>)
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	3a01      	subs	r2, #1
 8000a0e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a10:	2301      	movs	r3, #1
 8000a12:	425b      	negs	r3, r3
 8000a14:	2103      	movs	r1, #3
 8000a16:	0018      	movs	r0, r3
 8000a18:	f7ff ff7c 	bl	8000914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a1c:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <SysTick_Config+0x44>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SysTick_Config+0x44>)
 8000a24:	2207      	movs	r2, #7
 8000a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b002      	add	sp, #8
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	e000e010 	.word	0xe000e010

08000a38 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
 8000a42:	210f      	movs	r1, #15
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	1c02      	adds	r2, r0, #0
 8000a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	b25b      	sxtb	r3, r3
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f7ff ff5d 	bl	8000914 <__NVIC_SetPriority>
}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b004      	add	sp, #16
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b082      	sub	sp, #8
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	0002      	movs	r2, r0
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	b25b      	sxtb	r3, r3
 8000a74:	0018      	movs	r0, r3
 8000a76:	f7ff ff33 	bl	80008e0 <__NVIC_EnableIRQ>
}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f7ff ffaf 	bl	80009f0 <SysTick_Config>
 8000a92:	0003      	movs	r3, r0
}
 8000a94:	0018      	movs	r0, r3
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b002      	add	sp, #8
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
 8000aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aaa:	e149      	b.n	8000d40 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	697a      	ldr	r2, [r7, #20]
 8000ab4:	4091      	lsls	r1, r2
 8000ab6:	000a      	movs	r2, r1
 8000ab8:	4013      	ands	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d100      	bne.n	8000ac4 <HAL_GPIO_Init+0x28>
 8000ac2:	e13a      	b.n	8000d3a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d00b      	beq.n	8000ae4 <HAL_GPIO_Init+0x48>
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d007      	beq.n	8000ae4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ad8:	2b11      	cmp	r3, #17
 8000ada:	d003      	beq.n	8000ae4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	2b12      	cmp	r3, #18
 8000ae2:	d130      	bne.n	8000b46 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	2203      	movs	r2, #3
 8000af0:	409a      	lsls	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	43da      	mvns	r2, r3
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	68da      	ldr	r2, [r3, #12]
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	409a      	lsls	r2, r3
 8000b06:	0013      	movs	r3, r2
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	43da      	mvns	r2, r3
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	091b      	lsrs	r3, r3, #4
 8000b30:	2201      	movs	r2, #1
 8000b32:	401a      	ands	r2, r3
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	409a      	lsls	r2, r3
 8000b38:	0013      	movs	r3, r2
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	2203      	movs	r2, #3
 8000b52:	409a      	lsls	r2, r3
 8000b54:	0013      	movs	r3, r2
 8000b56:	43da      	mvns	r2, r3
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	689a      	ldr	r2, [r3, #8]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	409a      	lsls	r2, r3
 8000b68:	0013      	movs	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d003      	beq.n	8000b86 <HAL_GPIO_Init+0xea>
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	2b12      	cmp	r3, #18
 8000b84:	d123      	bne.n	8000bce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	08da      	lsrs	r2, r3, #3
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3208      	adds	r2, #8
 8000b8e:	0092      	lsls	r2, r2, #2
 8000b90:	58d3      	ldr	r3, [r2, r3]
 8000b92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	2207      	movs	r2, #7
 8000b98:	4013      	ands	r3, r2
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	220f      	movs	r2, #15
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	0013      	movs	r3, r2
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	691a      	ldr	r2, [r3, #16]
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	2107      	movs	r1, #7
 8000bb2:	400b      	ands	r3, r1
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	409a      	lsls	r2, r3
 8000bb8:	0013      	movs	r3, r2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	08da      	lsrs	r2, r3, #3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3208      	adds	r2, #8
 8000bc8:	0092      	lsls	r2, r2, #2
 8000bca:	6939      	ldr	r1, [r7, #16]
 8000bcc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	2203      	movs	r2, #3
 8000bda:	409a      	lsls	r2, r3
 8000bdc:	0013      	movs	r3, r2
 8000bde:	43da      	mvns	r2, r3
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	4013      	ands	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	2203      	movs	r2, #3
 8000bec:	401a      	ands	r2, r3
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	409a      	lsls	r2, r3
 8000bf4:	0013      	movs	r3, r2
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	055b      	lsls	r3, r3, #21
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	d100      	bne.n	8000c10 <HAL_GPIO_Init+0x174>
 8000c0e:	e094      	b.n	8000d3a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c10:	4b51      	ldr	r3, [pc, #324]	; (8000d58 <HAL_GPIO_Init+0x2bc>)
 8000c12:	699a      	ldr	r2, [r3, #24]
 8000c14:	4b50      	ldr	r3, [pc, #320]	; (8000d58 <HAL_GPIO_Init+0x2bc>)
 8000c16:	2101      	movs	r1, #1
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	619a      	str	r2, [r3, #24]
 8000c1c:	4b4e      	ldr	r3, [pc, #312]	; (8000d58 <HAL_GPIO_Init+0x2bc>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	2201      	movs	r2, #1
 8000c22:	4013      	ands	r3, r2
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c28:	4a4c      	ldr	r2, [pc, #304]	; (8000d5c <HAL_GPIO_Init+0x2c0>)
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	089b      	lsrs	r3, r3, #2
 8000c2e:	3302      	adds	r3, #2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	589b      	ldr	r3, [r3, r2]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	220f      	movs	r2, #15
 8000c40:	409a      	lsls	r2, r3
 8000c42:	0013      	movs	r3, r2
 8000c44:	43da      	mvns	r2, r3
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	2390      	movs	r3, #144	; 0x90
 8000c50:	05db      	lsls	r3, r3, #23
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d00d      	beq.n	8000c72 <HAL_GPIO_Init+0x1d6>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a41      	ldr	r2, [pc, #260]	; (8000d60 <HAL_GPIO_Init+0x2c4>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d007      	beq.n	8000c6e <HAL_GPIO_Init+0x1d2>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a40      	ldr	r2, [pc, #256]	; (8000d64 <HAL_GPIO_Init+0x2c8>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d101      	bne.n	8000c6a <HAL_GPIO_Init+0x1ce>
 8000c66:	2302      	movs	r3, #2
 8000c68:	e004      	b.n	8000c74 <HAL_GPIO_Init+0x1d8>
 8000c6a:	2305      	movs	r3, #5
 8000c6c:	e002      	b.n	8000c74 <HAL_GPIO_Init+0x1d8>
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e000      	b.n	8000c74 <HAL_GPIO_Init+0x1d8>
 8000c72:	2300      	movs	r3, #0
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	2103      	movs	r1, #3
 8000c78:	400a      	ands	r2, r1
 8000c7a:	0092      	lsls	r2, r2, #2
 8000c7c:	4093      	lsls	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c84:	4935      	ldr	r1, [pc, #212]	; (8000d5c <HAL_GPIO_Init+0x2c0>)
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	089b      	lsrs	r3, r3, #2
 8000c8a:	3302      	adds	r3, #2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c92:	4b35      	ldr	r3, [pc, #212]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	43da      	mvns	r2, r3
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685a      	ldr	r2, [r3, #4]
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	025b      	lsls	r3, r3, #9
 8000caa:	4013      	ands	r3, r2
 8000cac:	d003      	beq.n	8000cb6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000cbc:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	43da      	mvns	r2, r3
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685a      	ldr	r2, [r3, #4]
 8000cd0:	2380      	movs	r3, #128	; 0x80
 8000cd2:	029b      	lsls	r3, r3, #10
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	d003      	beq.n	8000ce0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ce0:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	43da      	mvns	r2, r3
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685a      	ldr	r2, [r3, #4]
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	035b      	lsls	r3, r3, #13
 8000cfe:	4013      	ands	r3, r2
 8000d00:	d003      	beq.n	8000d0a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d10:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	43da      	mvns	r2, r3
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685a      	ldr	r2, [r3, #4]
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	039b      	lsls	r3, r3, #14
 8000d28:	4013      	ands	r3, r2
 8000d2a:	d003      	beq.n	8000d34 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <HAL_GPIO_Init+0x2cc>)
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	40da      	lsrs	r2, r3
 8000d48:	1e13      	subs	r3, r2, #0
 8000d4a:	d000      	beq.n	8000d4e <HAL_GPIO_Init+0x2b2>
 8000d4c:	e6ae      	b.n	8000aac <HAL_GPIO_Init+0x10>
  } 
}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b006      	add	sp, #24
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010000 	.word	0x40010000
 8000d60:	48000400 	.word	0x48000400
 8000d64:	48000800 	.word	0x48000800
 8000d68:	40010400 	.word	0x40010400

08000d6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	0002      	movs	r2, r0
 8000d74:	1dbb      	adds	r3, r7, #6
 8000d76:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000d78:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	1dba      	adds	r2, r7, #6
 8000d7e:	8812      	ldrh	r2, [r2, #0]
 8000d80:	4013      	ands	r3, r2
 8000d82:	d008      	beq.n	8000d96 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000d86:	1dba      	adds	r2, r7, #6
 8000d88:	8812      	ldrh	r2, [r2, #0]
 8000d8a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d8c:	1dbb      	adds	r3, r7, #6
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff faad 	bl	80002f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b002      	add	sp, #8
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	40010400 	.word	0x40010400

08000da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d101      	bne.n	8000db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e301      	b.n	80013ba <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2201      	movs	r2, #1
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d100      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x1e>
 8000dc0:	e08d      	b.n	8000ede <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dc2:	4bc3      	ldr	r3, [pc, #780]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	220c      	movs	r2, #12
 8000dc8:	4013      	ands	r3, r2
 8000dca:	2b04      	cmp	r3, #4
 8000dcc:	d00e      	beq.n	8000dec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dce:	4bc0      	ldr	r3, [pc, #768]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	220c      	movs	r2, #12
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	2b08      	cmp	r3, #8
 8000dd8:	d116      	bne.n	8000e08 <HAL_RCC_OscConfig+0x64>
 8000dda:	4bbd      	ldr	r3, [pc, #756]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	2380      	movs	r3, #128	; 0x80
 8000de0:	025b      	lsls	r3, r3, #9
 8000de2:	401a      	ands	r2, r3
 8000de4:	2380      	movs	r3, #128	; 0x80
 8000de6:	025b      	lsls	r3, r3, #9
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d10d      	bne.n	8000e08 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dec:	4bb8      	ldr	r3, [pc, #736]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	029b      	lsls	r3, r3, #10
 8000df4:	4013      	ands	r3, r2
 8000df6:	d100      	bne.n	8000dfa <HAL_RCC_OscConfig+0x56>
 8000df8:	e070      	b.n	8000edc <HAL_RCC_OscConfig+0x138>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d000      	beq.n	8000e04 <HAL_RCC_OscConfig+0x60>
 8000e02:	e06b      	b.n	8000edc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e2d8      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d107      	bne.n	8000e20 <HAL_RCC_OscConfig+0x7c>
 8000e10:	4baf      	ldr	r3, [pc, #700]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4bae      	ldr	r3, [pc, #696]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e16:	2180      	movs	r1, #128	; 0x80
 8000e18:	0249      	lsls	r1, r1, #9
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	e02f      	b.n	8000e80 <HAL_RCC_OscConfig+0xdc>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d10c      	bne.n	8000e42 <HAL_RCC_OscConfig+0x9e>
 8000e28:	4ba9      	ldr	r3, [pc, #676]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4ba8      	ldr	r3, [pc, #672]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e2e:	49a9      	ldr	r1, [pc, #676]	; (80010d4 <HAL_RCC_OscConfig+0x330>)
 8000e30:	400a      	ands	r2, r1
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	4ba6      	ldr	r3, [pc, #664]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4ba5      	ldr	r3, [pc, #660]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	49a7      	ldr	r1, [pc, #668]	; (80010d8 <HAL_RCC_OscConfig+0x334>)
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	e01e      	b.n	8000e80 <HAL_RCC_OscConfig+0xdc>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2b05      	cmp	r3, #5
 8000e48:	d10e      	bne.n	8000e68 <HAL_RCC_OscConfig+0xc4>
 8000e4a:	4ba1      	ldr	r3, [pc, #644]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	4ba0      	ldr	r3, [pc, #640]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e50:	2180      	movs	r1, #128	; 0x80
 8000e52:	02c9      	lsls	r1, r1, #11
 8000e54:	430a      	orrs	r2, r1
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	4b9d      	ldr	r3, [pc, #628]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b9c      	ldr	r3, [pc, #624]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e5e:	2180      	movs	r1, #128	; 0x80
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	430a      	orrs	r2, r1
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	e00b      	b.n	8000e80 <HAL_RCC_OscConfig+0xdc>
 8000e68:	4b99      	ldr	r3, [pc, #612]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4b98      	ldr	r3, [pc, #608]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e6e:	4999      	ldr	r1, [pc, #612]	; (80010d4 <HAL_RCC_OscConfig+0x330>)
 8000e70:	400a      	ands	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	4b96      	ldr	r3, [pc, #600]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b95      	ldr	r3, [pc, #596]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	4997      	ldr	r1, [pc, #604]	; (80010d8 <HAL_RCC_OscConfig+0x334>)
 8000e7c:	400a      	ands	r2, r1
 8000e7e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d014      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e88:	f7ff fcfc 	bl	8000884 <HAL_GetTick>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e92:	f7ff fcf7 	bl	8000884 <HAL_GetTick>
 8000e96:	0002      	movs	r2, r0
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b64      	cmp	r3, #100	; 0x64
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e28a      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea4:	4b8a      	ldr	r3, [pc, #552]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	029b      	lsls	r3, r3, #10
 8000eac:	4013      	ands	r3, r2
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0xee>
 8000eb0:	e015      	b.n	8000ede <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb2:	f7ff fce7 	bl	8000884 <HAL_GetTick>
 8000eb6:	0003      	movs	r3, r0
 8000eb8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ebc:	f7ff fce2 	bl	8000884 <HAL_GetTick>
 8000ec0:	0002      	movs	r2, r0
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b64      	cmp	r3, #100	; 0x64
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e275      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ece:	4b80      	ldr	r3, [pc, #512]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	029b      	lsls	r3, r3, #10
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d1f0      	bne.n	8000ebc <HAL_RCC_OscConfig+0x118>
 8000eda:	e000      	b.n	8000ede <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000edc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	d100      	bne.n	8000eea <HAL_RCC_OscConfig+0x146>
 8000ee8:	e069      	b.n	8000fbe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eea:	4b79      	ldr	r3, [pc, #484]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	220c      	movs	r2, #12
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	d00b      	beq.n	8000f0c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ef4:	4b76      	ldr	r3, [pc, #472]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	220c      	movs	r2, #12
 8000efa:	4013      	ands	r3, r2
 8000efc:	2b08      	cmp	r3, #8
 8000efe:	d11c      	bne.n	8000f3a <HAL_RCC_OscConfig+0x196>
 8000f00:	4b73      	ldr	r3, [pc, #460]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f02:	685a      	ldr	r2, [r3, #4]
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	025b      	lsls	r3, r3, #9
 8000f08:	4013      	ands	r3, r2
 8000f0a:	d116      	bne.n	8000f3a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0c:	4b70      	ldr	r3, [pc, #448]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2202      	movs	r2, #2
 8000f12:	4013      	ands	r3, r2
 8000f14:	d005      	beq.n	8000f22 <HAL_RCC_OscConfig+0x17e>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d001      	beq.n	8000f22 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e24b      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f22:	4b6b      	ldr	r3, [pc, #428]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	22f8      	movs	r2, #248	; 0xf8
 8000f28:	4393      	bics	r3, r2
 8000f2a:	0019      	movs	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	00da      	lsls	r2, r3, #3
 8000f32:	4b67      	ldr	r3, [pc, #412]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f34:	430a      	orrs	r2, r1
 8000f36:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f38:	e041      	b.n	8000fbe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	68db      	ldr	r3, [r3, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d024      	beq.n	8000f8c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f42:	4b63      	ldr	r3, [pc, #396]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b62      	ldr	r3, [pc, #392]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f48:	2101      	movs	r1, #1
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4e:	f7ff fc99 	bl	8000884 <HAL_GetTick>
 8000f52:	0003      	movs	r3, r0
 8000f54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f56:	e008      	b.n	8000f6a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f58:	f7ff fc94 	bl	8000884 <HAL_GetTick>
 8000f5c:	0002      	movs	r2, r0
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e227      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f6a:	4b59      	ldr	r3, [pc, #356]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2202      	movs	r2, #2
 8000f70:	4013      	ands	r3, r2
 8000f72:	d0f1      	beq.n	8000f58 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f74:	4b56      	ldr	r3, [pc, #344]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	22f8      	movs	r2, #248	; 0xf8
 8000f7a:	4393      	bics	r3, r2
 8000f7c:	0019      	movs	r1, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	00da      	lsls	r2, r3, #3
 8000f84:	4b52      	ldr	r3, [pc, #328]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f86:	430a      	orrs	r2, r1
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	e018      	b.n	8000fbe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8c:	4b50      	ldr	r3, [pc, #320]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b4f      	ldr	r3, [pc, #316]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000f92:	2101      	movs	r1, #1
 8000f94:	438a      	bics	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f98:	f7ff fc74 	bl	8000884 <HAL_GetTick>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fc6f 	bl	8000884 <HAL_GetTick>
 8000fa6:	0002      	movs	r2, r0
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e202      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb4:	4b46      	ldr	r3, [pc, #280]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2202      	movs	r2, #2
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d1f1      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2208      	movs	r2, #8
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	d036      	beq.n	8001036 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d019      	beq.n	8001004 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fd0:	4b3f      	ldr	r3, [pc, #252]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000fd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fd4:	4b3e      	ldr	r3, [pc, #248]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fdc:	f7ff fc52 	bl	8000884 <HAL_GetTick>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fe6:	f7ff fc4d 	bl	8000884 <HAL_GetTick>
 8000fea:	0002      	movs	r2, r0
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e1e0      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff8:	4b35      	ldr	r3, [pc, #212]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	4013      	ands	r3, r2
 8001000:	d0f1      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x242>
 8001002:	e018      	b.n	8001036 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001004:	4b32      	ldr	r3, [pc, #200]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8001006:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001008:	4b31      	ldr	r3, [pc, #196]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 800100a:	2101      	movs	r1, #1
 800100c:	438a      	bics	r2, r1
 800100e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001010:	f7ff fc38 	bl	8000884 <HAL_GetTick>
 8001014:	0003      	movs	r3, r0
 8001016:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800101a:	f7ff fc33 	bl	8000884 <HAL_GetTick>
 800101e:	0002      	movs	r2, r0
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e1c6      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102c:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 800102e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001030:	2202      	movs	r2, #2
 8001032:	4013      	ands	r3, r2
 8001034:	d1f1      	bne.n	800101a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2204      	movs	r2, #4
 800103c:	4013      	ands	r3, r2
 800103e:	d100      	bne.n	8001042 <HAL_RCC_OscConfig+0x29e>
 8001040:	e0b4      	b.n	80011ac <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001042:	201f      	movs	r0, #31
 8001044:	183b      	adds	r3, r7, r0
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800104a:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 800104c:	69da      	ldr	r2, [r3, #28]
 800104e:	2380      	movs	r3, #128	; 0x80
 8001050:	055b      	lsls	r3, r3, #21
 8001052:	4013      	ands	r3, r2
 8001054:	d110      	bne.n	8001078 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8001058:	69da      	ldr	r2, [r3, #28]
 800105a:	4b1d      	ldr	r3, [pc, #116]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 800105c:	2180      	movs	r1, #128	; 0x80
 800105e:	0549      	lsls	r1, r1, #21
 8001060:	430a      	orrs	r2, r1
 8001062:	61da      	str	r2, [r3, #28]
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 8001066:	69da      	ldr	r2, [r3, #28]
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	055b      	lsls	r3, r3, #21
 800106c:	4013      	ands	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001072:	183b      	adds	r3, r7, r0
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <HAL_RCC_OscConfig+0x338>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	4013      	ands	r3, r2
 8001082:	d11a      	bne.n	80010ba <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001084:	4b15      	ldr	r3, [pc, #84]	; (80010dc <HAL_RCC_OscConfig+0x338>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_RCC_OscConfig+0x338>)
 800108a:	2180      	movs	r1, #128	; 0x80
 800108c:	0049      	lsls	r1, r1, #1
 800108e:	430a      	orrs	r2, r1
 8001090:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001092:	f7ff fbf7 	bl	8000884 <HAL_GetTick>
 8001096:	0003      	movs	r3, r0
 8001098:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800109c:	f7ff fbf2 	bl	8000884 <HAL_GetTick>
 80010a0:	0002      	movs	r2, r0
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b64      	cmp	r3, #100	; 0x64
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e185      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ae:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <HAL_RCC_OscConfig+0x338>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	2380      	movs	r3, #128	; 0x80
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	4013      	ands	r3, r2
 80010b8:	d0f0      	beq.n	800109c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d10e      	bne.n	80010e0 <HAL_RCC_OscConfig+0x33c>
 80010c2:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 80010c4:	6a1a      	ldr	r2, [r3, #32]
 80010c6:	4b02      	ldr	r3, [pc, #8]	; (80010d0 <HAL_RCC_OscConfig+0x32c>)
 80010c8:	2101      	movs	r1, #1
 80010ca:	430a      	orrs	r2, r1
 80010cc:	621a      	str	r2, [r3, #32]
 80010ce:	e035      	b.n	800113c <HAL_RCC_OscConfig+0x398>
 80010d0:	40021000 	.word	0x40021000
 80010d4:	fffeffff 	.word	0xfffeffff
 80010d8:	fffbffff 	.word	0xfffbffff
 80010dc:	40007000 	.word	0x40007000
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d10c      	bne.n	8001102 <HAL_RCC_OscConfig+0x35e>
 80010e8:	4bb6      	ldr	r3, [pc, #728]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80010ea:	6a1a      	ldr	r2, [r3, #32]
 80010ec:	4bb5      	ldr	r3, [pc, #724]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80010ee:	2101      	movs	r1, #1
 80010f0:	438a      	bics	r2, r1
 80010f2:	621a      	str	r2, [r3, #32]
 80010f4:	4bb3      	ldr	r3, [pc, #716]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80010f6:	6a1a      	ldr	r2, [r3, #32]
 80010f8:	4bb2      	ldr	r3, [pc, #712]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80010fa:	2104      	movs	r1, #4
 80010fc:	438a      	bics	r2, r1
 80010fe:	621a      	str	r2, [r3, #32]
 8001100:	e01c      	b.n	800113c <HAL_RCC_OscConfig+0x398>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2b05      	cmp	r3, #5
 8001108:	d10c      	bne.n	8001124 <HAL_RCC_OscConfig+0x380>
 800110a:	4bae      	ldr	r3, [pc, #696]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800110c:	6a1a      	ldr	r2, [r3, #32]
 800110e:	4bad      	ldr	r3, [pc, #692]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001110:	2104      	movs	r1, #4
 8001112:	430a      	orrs	r2, r1
 8001114:	621a      	str	r2, [r3, #32]
 8001116:	4bab      	ldr	r3, [pc, #684]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001118:	6a1a      	ldr	r2, [r3, #32]
 800111a:	4baa      	ldr	r3, [pc, #680]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800111c:	2101      	movs	r1, #1
 800111e:	430a      	orrs	r2, r1
 8001120:	621a      	str	r2, [r3, #32]
 8001122:	e00b      	b.n	800113c <HAL_RCC_OscConfig+0x398>
 8001124:	4ba7      	ldr	r3, [pc, #668]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001126:	6a1a      	ldr	r2, [r3, #32]
 8001128:	4ba6      	ldr	r3, [pc, #664]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800112a:	2101      	movs	r1, #1
 800112c:	438a      	bics	r2, r1
 800112e:	621a      	str	r2, [r3, #32]
 8001130:	4ba4      	ldr	r3, [pc, #656]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001132:	6a1a      	ldr	r2, [r3, #32]
 8001134:	4ba3      	ldr	r3, [pc, #652]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001136:	2104      	movs	r1, #4
 8001138:	438a      	bics	r2, r1
 800113a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d014      	beq.n	800116e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001144:	f7ff fb9e 	bl	8000884 <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800114c:	e009      	b.n	8001162 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800114e:	f7ff fb99 	bl	8000884 <HAL_GetTick>
 8001152:	0002      	movs	r2, r0
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	4a9b      	ldr	r2, [pc, #620]	; (80013c8 <HAL_RCC_OscConfig+0x624>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e12b      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001162:	4b98      	ldr	r3, [pc, #608]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	2202      	movs	r2, #2
 8001168:	4013      	ands	r3, r2
 800116a:	d0f0      	beq.n	800114e <HAL_RCC_OscConfig+0x3aa>
 800116c:	e013      	b.n	8001196 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116e:	f7ff fb89 	bl	8000884 <HAL_GetTick>
 8001172:	0003      	movs	r3, r0
 8001174:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001176:	e009      	b.n	800118c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001178:	f7ff fb84 	bl	8000884 <HAL_GetTick>
 800117c:	0002      	movs	r2, r0
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	4a91      	ldr	r2, [pc, #580]	; (80013c8 <HAL_RCC_OscConfig+0x624>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e116      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800118c:	4b8d      	ldr	r3, [pc, #564]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800118e:	6a1b      	ldr	r3, [r3, #32]
 8001190:	2202      	movs	r2, #2
 8001192:	4013      	ands	r3, r2
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001196:	231f      	movs	r3, #31
 8001198:	18fb      	adds	r3, r7, r3
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d105      	bne.n	80011ac <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a0:	4b88      	ldr	r3, [pc, #544]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011a2:	69da      	ldr	r2, [r3, #28]
 80011a4:	4b87      	ldr	r3, [pc, #540]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011a6:	4989      	ldr	r1, [pc, #548]	; (80013cc <HAL_RCC_OscConfig+0x628>)
 80011a8:	400a      	ands	r2, r1
 80011aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2210      	movs	r2, #16
 80011b2:	4013      	ands	r3, r2
 80011b4:	d063      	beq.n	800127e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d12a      	bne.n	8001214 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011be:	4b81      	ldr	r3, [pc, #516]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011c2:	4b80      	ldr	r3, [pc, #512]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011c4:	2104      	movs	r1, #4
 80011c6:	430a      	orrs	r2, r1
 80011c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80011ca:	4b7e      	ldr	r3, [pc, #504]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ce:	4b7d      	ldr	r3, [pc, #500]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011d0:	2101      	movs	r1, #1
 80011d2:	430a      	orrs	r2, r1
 80011d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb55 	bl	8000884 <HAL_GetTick>
 80011da:	0003      	movs	r3, r0
 80011dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011e0:	f7ff fb50 	bl	8000884 <HAL_GetTick>
 80011e4:	0002      	movs	r2, r0
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e0e3      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011f2:	4b74      	ldr	r3, [pc, #464]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f6:	2202      	movs	r2, #2
 80011f8:	4013      	ands	r3, r2
 80011fa:	d0f1      	beq.n	80011e0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011fc:	4b71      	ldr	r3, [pc, #452]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80011fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001200:	22f8      	movs	r2, #248	; 0xf8
 8001202:	4393      	bics	r3, r2
 8001204:	0019      	movs	r1, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	00da      	lsls	r2, r3, #3
 800120c:	4b6d      	ldr	r3, [pc, #436]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800120e:	430a      	orrs	r2, r1
 8001210:	635a      	str	r2, [r3, #52]	; 0x34
 8001212:	e034      	b.n	800127e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	3305      	adds	r3, #5
 800121a:	d111      	bne.n	8001240 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800121c:	4b69      	ldr	r3, [pc, #420]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800121e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001220:	4b68      	ldr	r3, [pc, #416]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001222:	2104      	movs	r1, #4
 8001224:	438a      	bics	r2, r1
 8001226:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001228:	4b66      	ldr	r3, [pc, #408]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800122a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800122c:	22f8      	movs	r2, #248	; 0xf8
 800122e:	4393      	bics	r3, r2
 8001230:	0019      	movs	r1, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	00da      	lsls	r2, r3, #3
 8001238:	4b62      	ldr	r3, [pc, #392]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800123a:	430a      	orrs	r2, r1
 800123c:	635a      	str	r2, [r3, #52]	; 0x34
 800123e:	e01e      	b.n	800127e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001240:	4b60      	ldr	r3, [pc, #384]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001244:	4b5f      	ldr	r3, [pc, #380]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001246:	2104      	movs	r1, #4
 8001248:	430a      	orrs	r2, r1
 800124a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800124c:	4b5d      	ldr	r3, [pc, #372]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800124e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001250:	4b5c      	ldr	r3, [pc, #368]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001252:	2101      	movs	r1, #1
 8001254:	438a      	bics	r2, r1
 8001256:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001258:	f7ff fb14 	bl	8000884 <HAL_GetTick>
 800125c:	0003      	movs	r3, r0
 800125e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001262:	f7ff fb0f 	bl	8000884 <HAL_GetTick>
 8001266:	0002      	movs	r2, r0
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e0a2      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001274:	4b53      	ldr	r3, [pc, #332]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001278:	2202      	movs	r2, #2
 800127a:	4013      	ands	r3, r2
 800127c:	d1f1      	bne.n	8001262 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a1b      	ldr	r3, [r3, #32]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d100      	bne.n	8001288 <HAL_RCC_OscConfig+0x4e4>
 8001286:	e097      	b.n	80013b8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001288:	4b4e      	ldr	r3, [pc, #312]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	220c      	movs	r2, #12
 800128e:	4013      	ands	r3, r2
 8001290:	2b08      	cmp	r3, #8
 8001292:	d100      	bne.n	8001296 <HAL_RCC_OscConfig+0x4f2>
 8001294:	e06b      	b.n	800136e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a1b      	ldr	r3, [r3, #32]
 800129a:	2b02      	cmp	r3, #2
 800129c:	d14c      	bne.n	8001338 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800129e:	4b49      	ldr	r3, [pc, #292]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b48      	ldr	r3, [pc, #288]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012a4:	494a      	ldr	r1, [pc, #296]	; (80013d0 <HAL_RCC_OscConfig+0x62c>)
 80012a6:	400a      	ands	r2, r1
 80012a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012aa:	f7ff faeb 	bl	8000884 <HAL_GetTick>
 80012ae:	0003      	movs	r3, r0
 80012b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012b4:	f7ff fae6 	bl	8000884 <HAL_GetTick>
 80012b8:	0002      	movs	r2, r0
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e079      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c6:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	2380      	movs	r3, #128	; 0x80
 80012cc:	049b      	lsls	r3, r3, #18
 80012ce:	4013      	ands	r3, r2
 80012d0:	d1f0      	bne.n	80012b4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d2:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d6:	220f      	movs	r2, #15
 80012d8:	4393      	bics	r3, r2
 80012da:	0019      	movs	r1, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012e0:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012e2:	430a      	orrs	r2, r1
 80012e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80012e6:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4a3a      	ldr	r2, [pc, #232]	; (80013d4 <HAL_RCC_OscConfig+0x630>)
 80012ec:	4013      	ands	r3, r2
 80012ee:	0019      	movs	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f8:	431a      	orrs	r2, r3
 80012fa:	4b32      	ldr	r3, [pc, #200]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 80012fc:	430a      	orrs	r2, r1
 80012fe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001300:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b2f      	ldr	r3, [pc, #188]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001306:	2180      	movs	r1, #128	; 0x80
 8001308:	0449      	lsls	r1, r1, #17
 800130a:	430a      	orrs	r2, r1
 800130c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130e:	f7ff fab9 	bl	8000884 <HAL_GetTick>
 8001312:	0003      	movs	r3, r0
 8001314:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001318:	f7ff fab4 	bl	8000884 <HAL_GetTick>
 800131c:	0002      	movs	r2, r0
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e047      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	049b      	lsls	r3, r3, #18
 8001332:	4013      	ands	r3, r2
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0x574>
 8001336:	e03f      	b.n	80013b8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001338:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800133e:	4924      	ldr	r1, [pc, #144]	; (80013d0 <HAL_RCC_OscConfig+0x62c>)
 8001340:	400a      	ands	r2, r1
 8001342:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fa9e 	bl	8000884 <HAL_GetTick>
 8001348:	0003      	movs	r3, r0
 800134a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134c:	e008      	b.n	8001360 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff fa99 	bl	8000884 <HAL_GetTick>
 8001352:	0002      	movs	r2, r0
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e02c      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001360:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	2380      	movs	r3, #128	; 0x80
 8001366:	049b      	lsls	r3, r3, #18
 8001368:	4013      	ands	r3, r2
 800136a:	d1f0      	bne.n	800134e <HAL_RCC_OscConfig+0x5aa>
 800136c:	e024      	b.n	80013b8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d101      	bne.n	800137a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e01f      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <HAL_RCC_OscConfig+0x620>)
 8001382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001384:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	2380      	movs	r3, #128	; 0x80
 800138a:	025b      	lsls	r3, r3, #9
 800138c:	401a      	ands	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001392:	429a      	cmp	r2, r3
 8001394:	d10e      	bne.n	80013b4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	220f      	movs	r2, #15
 800139a:	401a      	ands	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d107      	bne.n	80013b4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	23f0      	movs	r3, #240	; 0xf0
 80013a8:	039b      	lsls	r3, r3, #14
 80013aa:	401a      	ands	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d001      	beq.n	80013b8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e000      	b.n	80013ba <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b008      	add	sp, #32
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	40021000 	.word	0x40021000
 80013c8:	00001388 	.word	0x00001388
 80013cc:	efffffff 	.word	0xefffffff
 80013d0:	feffffff 	.word	0xfeffffff
 80013d4:	ffc2ffff 	.word	0xffc2ffff

080013d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d101      	bne.n	80013ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e0b3      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ec:	4b5b      	ldr	r3, [pc, #364]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2201      	movs	r2, #1
 80013f2:	4013      	ands	r3, r2
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d911      	bls.n	800141e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b58      	ldr	r3, [pc, #352]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2201      	movs	r2, #1
 8001400:	4393      	bics	r3, r2
 8001402:	0019      	movs	r1, r3
 8001404:	4b55      	ldr	r3, [pc, #340]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	430a      	orrs	r2, r1
 800140a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800140c:	4b53      	ldr	r3, [pc, #332]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2201      	movs	r2, #1
 8001412:	4013      	ands	r3, r2
 8001414:	683a      	ldr	r2, [r7, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d001      	beq.n	800141e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e09a      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2202      	movs	r2, #2
 8001424:	4013      	ands	r3, r2
 8001426:	d015      	beq.n	8001454 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2204      	movs	r2, #4
 800142e:	4013      	ands	r3, r2
 8001430:	d006      	beq.n	8001440 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001432:	4b4b      	ldr	r3, [pc, #300]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	4b4a      	ldr	r3, [pc, #296]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001438:	21e0      	movs	r1, #224	; 0xe0
 800143a:	00c9      	lsls	r1, r1, #3
 800143c:	430a      	orrs	r2, r1
 800143e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001440:	4b47      	ldr	r3, [pc, #284]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	22f0      	movs	r2, #240	; 0xf0
 8001446:	4393      	bics	r3, r2
 8001448:	0019      	movs	r1, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	689a      	ldr	r2, [r3, #8]
 800144e:	4b44      	ldr	r3, [pc, #272]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001450:	430a      	orrs	r2, r1
 8001452:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2201      	movs	r2, #1
 800145a:	4013      	ands	r3, r2
 800145c:	d040      	beq.n	80014e0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d107      	bne.n	8001476 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001466:	4b3e      	ldr	r3, [pc, #248]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	2380      	movs	r3, #128	; 0x80
 800146c:	029b      	lsls	r3, r3, #10
 800146e:	4013      	ands	r3, r2
 8001470:	d114      	bne.n	800149c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e06e      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d107      	bne.n	800148e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800147e:	4b38      	ldr	r3, [pc, #224]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	049b      	lsls	r3, r3, #18
 8001486:	4013      	ands	r3, r2
 8001488:	d108      	bne.n	800149c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e062      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800148e:	4b34      	ldr	r3, [pc, #208]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2202      	movs	r2, #2
 8001494:	4013      	ands	r3, r2
 8001496:	d101      	bne.n	800149c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e05b      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800149c:	4b30      	ldr	r3, [pc, #192]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2203      	movs	r2, #3
 80014a2:	4393      	bics	r3, r2
 80014a4:	0019      	movs	r1, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	4b2d      	ldr	r3, [pc, #180]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 80014ac:	430a      	orrs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014b0:	f7ff f9e8 	bl	8000884 <HAL_GetTick>
 80014b4:	0003      	movs	r3, r0
 80014b6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b8:	e009      	b.n	80014ce <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ba:	f7ff f9e3 	bl	8000884 <HAL_GetTick>
 80014be:	0002      	movs	r2, r0
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	4a27      	ldr	r2, [pc, #156]	; (8001564 <HAL_RCC_ClockConfig+0x18c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e042      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ce:	4b24      	ldr	r3, [pc, #144]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	220c      	movs	r2, #12
 80014d4:	401a      	ands	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	429a      	cmp	r2, r3
 80014de:	d1ec      	bne.n	80014ba <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2201      	movs	r2, #1
 80014e6:	4013      	ands	r3, r2
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d211      	bcs.n	8001512 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ee:	4b1b      	ldr	r3, [pc, #108]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2201      	movs	r2, #1
 80014f4:	4393      	bics	r3, r2
 80014f6:	0019      	movs	r1, r3
 80014f8:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <HAL_RCC_ClockConfig+0x184>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2201      	movs	r2, #1
 8001506:	4013      	ands	r3, r2
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d001      	beq.n	8001512 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e020      	b.n	8001554 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2204      	movs	r2, #4
 8001518:	4013      	ands	r3, r2
 800151a:	d009      	beq.n	8001530 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800151c:	4b10      	ldr	r3, [pc, #64]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4a11      	ldr	r2, [pc, #68]	; (8001568 <HAL_RCC_ClockConfig+0x190>)
 8001522:	4013      	ands	r3, r2
 8001524:	0019      	movs	r1, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 800152c:	430a      	orrs	r2, r1
 800152e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001530:	f000 f820 	bl	8001574 <HAL_RCC_GetSysClockFreq>
 8001534:	0001      	movs	r1, r0
 8001536:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <HAL_RCC_ClockConfig+0x188>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	091b      	lsrs	r3, r3, #4
 800153c:	220f      	movs	r2, #15
 800153e:	4013      	ands	r3, r2
 8001540:	4a0a      	ldr	r2, [pc, #40]	; (800156c <HAL_RCC_ClockConfig+0x194>)
 8001542:	5cd3      	ldrb	r3, [r2, r3]
 8001544:	000a      	movs	r2, r1
 8001546:	40da      	lsrs	r2, r3
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <HAL_RCC_ClockConfig+0x198>)
 800154a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800154c:	2000      	movs	r0, #0
 800154e:	f7ff f953 	bl	80007f8 <HAL_InitTick>
  
  return HAL_OK;
 8001552:	2300      	movs	r3, #0
}
 8001554:	0018      	movs	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	b004      	add	sp, #16
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40022000 	.word	0x40022000
 8001560:	40021000 	.word	0x40021000
 8001564:	00001388 	.word	0x00001388
 8001568:	fffff8ff 	.word	0xfffff8ff
 800156c:	08002a74 	.word	0x08002a74
 8001570:	20000000 	.word	0x20000000

08001574 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001574:	b590      	push	{r4, r7, lr}
 8001576:	b08f      	sub	sp, #60	; 0x3c
 8001578:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800157a:	2314      	movs	r3, #20
 800157c:	18fb      	adds	r3, r7, r3
 800157e:	4a2b      	ldr	r2, [pc, #172]	; (800162c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001580:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001582:	c313      	stmia	r3!, {r0, r1, r4}
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	4a29      	ldr	r2, [pc, #164]	; (8001630 <HAL_RCC_GetSysClockFreq+0xbc>)
 800158c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800158e:	c313      	stmia	r3!, {r0, r1, r4}
 8001590:	6812      	ldr	r2, [r2, #0]
 8001592:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001598:	2300      	movs	r3, #0
 800159a:	62bb      	str	r3, [r7, #40]	; 0x28
 800159c:	2300      	movs	r3, #0
 800159e:	637b      	str	r3, [r7, #52]	; 0x34
 80015a0:	2300      	movs	r3, #0
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80015a8:	4b22      	ldr	r3, [pc, #136]	; (8001634 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b0:	220c      	movs	r2, #12
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b04      	cmp	r3, #4
 80015b6:	d002      	beq.n	80015be <HAL_RCC_GetSysClockFreq+0x4a>
 80015b8:	2b08      	cmp	r3, #8
 80015ba:	d003      	beq.n	80015c4 <HAL_RCC_GetSysClockFreq+0x50>
 80015bc:	e02d      	b.n	800161a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <HAL_RCC_GetSysClockFreq+0xc4>)
 80015c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015c2:	e02d      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80015c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015c6:	0c9b      	lsrs	r3, r3, #18
 80015c8:	220f      	movs	r2, #15
 80015ca:	4013      	ands	r3, r2
 80015cc:	2214      	movs	r2, #20
 80015ce:	18ba      	adds	r2, r7, r2
 80015d0:	5cd3      	ldrb	r3, [r2, r3]
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d8:	220f      	movs	r2, #15
 80015da:	4013      	ands	r3, r2
 80015dc:	1d3a      	adds	r2, r7, #4
 80015de:	5cd3      	ldrb	r3, [r2, r3]
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80015e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	025b      	lsls	r3, r3, #9
 80015e8:	4013      	ands	r3, r2
 80015ea:	d009      	beq.n	8001600 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015ee:	4812      	ldr	r0, [pc, #72]	; (8001638 <HAL_RCC_GetSysClockFreq+0xc4>)
 80015f0:	f7fe fd94 	bl	800011c <__udivsi3>
 80015f4:	0003      	movs	r3, r0
 80015f6:	001a      	movs	r2, r3
 80015f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fa:	4353      	muls	r3, r2
 80015fc:	637b      	str	r3, [r7, #52]	; 0x34
 80015fe:	e009      	b.n	8001614 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001600:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001602:	000a      	movs	r2, r1
 8001604:	0152      	lsls	r2, r2, #5
 8001606:	1a52      	subs	r2, r2, r1
 8001608:	0193      	lsls	r3, r2, #6
 800160a:	1a9b      	subs	r3, r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	185b      	adds	r3, r3, r1
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001616:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001618:	e002      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <HAL_RCC_GetSysClockFreq+0xc4>)
 800161c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800161e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b00f      	add	sp, #60	; 0x3c
 8001628:	bd90      	pop	{r4, r7, pc}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	08002a54 	.word	0x08002a54
 8001630:	08002a64 	.word	0x08002a64
 8001634:	40021000 	.word	0x40021000
 8001638:	007a1200 	.word	0x007a1200

0800163c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001640:	4b02      	ldr	r3, [pc, #8]	; (800164c <HAL_RCC_GetHCLKFreq+0x10>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	20000000 	.word	0x20000000

08001650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001654:	f7ff fff2 	bl	800163c <HAL_RCC_GetHCLKFreq>
 8001658:	0001      	movs	r1, r0
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x24>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	2207      	movs	r2, #7
 8001662:	4013      	ands	r3, r2
 8001664:	4a04      	ldr	r2, [pc, #16]	; (8001678 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	40d9      	lsrs	r1, r3
 800166a:	000b      	movs	r3, r1
}    
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	40021000 	.word	0x40021000
 8001678:	08002a84 	.word	0x08002a84

0800167c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	4013      	ands	r3, r2
 8001696:	d100      	bne.n	800169a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001698:	e08e      	b.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800169a:	2017      	movs	r0, #23
 800169c:	183b      	adds	r3, r7, r0
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016a2:	4b57      	ldr	r3, [pc, #348]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	055b      	lsls	r3, r3, #21
 80016aa:	4013      	ands	r3, r2
 80016ac:	d110      	bne.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	4b54      	ldr	r3, [pc, #336]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016b0:	69da      	ldr	r2, [r3, #28]
 80016b2:	4b53      	ldr	r3, [pc, #332]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016b4:	2180      	movs	r1, #128	; 0x80
 80016b6:	0549      	lsls	r1, r1, #21
 80016b8:	430a      	orrs	r2, r1
 80016ba:	61da      	str	r2, [r3, #28]
 80016bc:	4b50      	ldr	r3, [pc, #320]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016be:	69da      	ldr	r2, [r3, #28]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	055b      	lsls	r3, r3, #21
 80016c4:	4013      	ands	r3, r2
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016ca:	183b      	adds	r3, r7, r0
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4b4c      	ldr	r3, [pc, #304]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	d11a      	bne.n	8001712 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016dc:	4b49      	ldr	r3, [pc, #292]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b48      	ldr	r3, [pc, #288]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80016e2:	2180      	movs	r1, #128	; 0x80
 80016e4:	0049      	lsls	r1, r1, #1
 80016e6:	430a      	orrs	r2, r1
 80016e8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ea:	f7ff f8cb 	bl	8000884 <HAL_GetTick>
 80016ee:	0003      	movs	r3, r0
 80016f0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f2:	e008      	b.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f4:	f7ff f8c6 	bl	8000884 <HAL_GetTick>
 80016f8:	0002      	movs	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b64      	cmp	r3, #100	; 0x64
 8001700:	d901      	bls.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e077      	b.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	4b3f      	ldr	r3, [pc, #252]	; (8001804 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4013      	ands	r3, r2
 8001710:	d0f0      	beq.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001712:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001714:	6a1a      	ldr	r2, [r3, #32]
 8001716:	23c0      	movs	r3, #192	; 0xc0
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4013      	ands	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d034      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	23c0      	movs	r3, #192	; 0xc0
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4013      	ands	r3, r2
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d02c      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001734:	4b32      	ldr	r3, [pc, #200]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a33      	ldr	r2, [pc, #204]	; (8001808 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800173a:	4013      	ands	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800173e:	4b30      	ldr	r3, [pc, #192]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001740:	6a1a      	ldr	r2, [r3, #32]
 8001742:	4b2f      	ldr	r3, [pc, #188]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	0249      	lsls	r1, r1, #9
 8001748:	430a      	orrs	r2, r1
 800174a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800174c:	4b2c      	ldr	r3, [pc, #176]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800174e:	6a1a      	ldr	r2, [r3, #32]
 8001750:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001752:	492e      	ldr	r1, [pc, #184]	; (800180c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001754:	400a      	ands	r2, r1
 8001756:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001758:	4b29      	ldr	r3, [pc, #164]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2201      	movs	r2, #1
 8001762:	4013      	ands	r3, r2
 8001764:	d013      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001766:	f7ff f88d 	bl	8000884 <HAL_GetTick>
 800176a:	0003      	movs	r3, r0
 800176c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176e:	e009      	b.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001770:	f7ff f888 	bl	8000884 <HAL_GetTick>
 8001774:	0002      	movs	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	4a25      	ldr	r2, [pc, #148]	; (8001810 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d901      	bls.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e038      	b.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	2202      	movs	r2, #2
 800178a:	4013      	ands	r3, r2
 800178c:	d0f0      	beq.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800178e:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a1d      	ldr	r2, [pc, #116]	; (8001808 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001794:	4013      	ands	r3, r2
 8001796:	0019      	movs	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	4b18      	ldr	r3, [pc, #96]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800179e:	430a      	orrs	r2, r1
 80017a0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017a2:	2317      	movs	r3, #23
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d105      	bne.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4b14      	ldr	r3, [pc, #80]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017ae:	69da      	ldr	r2, [r3, #28]
 80017b0:	4b13      	ldr	r3, [pc, #76]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017b2:	4918      	ldr	r1, [pc, #96]	; (8001814 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80017b4:	400a      	ands	r2, r1
 80017b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2201      	movs	r2, #1
 80017be:	4013      	ands	r3, r2
 80017c0:	d009      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017c2:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	2203      	movs	r2, #3
 80017c8:	4393      	bics	r3, r2
 80017ca:	0019      	movs	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2220      	movs	r2, #32
 80017dc:	4013      	ands	r3, r2
 80017de:	d009      	beq.n	80017f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80017e0:	4b07      	ldr	r3, [pc, #28]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e4:	2210      	movs	r2, #16
 80017e6:	4393      	bics	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017f0:	430a      	orrs	r2, r1
 80017f2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	0018      	movs	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b006      	add	sp, #24
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	46c0      	nop			; (mov r8, r8)
 8001800:	40021000 	.word	0x40021000
 8001804:	40007000 	.word	0x40007000
 8001808:	fffffcff 	.word	0xfffffcff
 800180c:	fffeffff 	.word	0xfffeffff
 8001810:	00001388 	.word	0x00001388
 8001814:	efffffff 	.word	0xefffffff

08001818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e042      	b.n	80018b0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	223d      	movs	r2, #61	; 0x3d
 800182e:	5c9b      	ldrb	r3, [r3, r2]
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d107      	bne.n	8001846 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	223c      	movs	r2, #60	; 0x3c
 800183a:	2100      	movs	r1, #0
 800183c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	0018      	movs	r0, r3
 8001842:	f7fe fefd 	bl	8000640 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	223d      	movs	r2, #61	; 0x3d
 800184a:	2102      	movs	r1, #2
 800184c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3304      	adds	r3, #4
 8001856:	0019      	movs	r1, r3
 8001858:	0010      	movs	r0, r2
 800185a:	f000 f871 	bl	8001940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2246      	movs	r2, #70	; 0x46
 8001862:	2101      	movs	r1, #1
 8001864:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	223e      	movs	r2, #62	; 0x3e
 800186a:	2101      	movs	r1, #1
 800186c:	5499      	strb	r1, [r3, r2]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	223f      	movs	r2, #63	; 0x3f
 8001872:	2101      	movs	r1, #1
 8001874:	5499      	strb	r1, [r3, r2]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2240      	movs	r2, #64	; 0x40
 800187a:	2101      	movs	r1, #1
 800187c:	5499      	strb	r1, [r3, r2]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2241      	movs	r2, #65	; 0x41
 8001882:	2101      	movs	r1, #1
 8001884:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2242      	movs	r2, #66	; 0x42
 800188a:	2101      	movs	r1, #1
 800188c:	5499      	strb	r1, [r3, r2]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2243      	movs	r2, #67	; 0x43
 8001892:	2101      	movs	r1, #1
 8001894:	5499      	strb	r1, [r3, r2]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2244      	movs	r2, #68	; 0x44
 800189a:	2101      	movs	r1, #1
 800189c:	5499      	strb	r1, [r3, r2]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2245      	movs	r2, #69	; 0x45
 80018a2:	2101      	movs	r1, #1
 80018a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	223d      	movs	r2, #61	; 0x3d
 80018aa:	2101      	movs	r1, #1
 80018ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b002      	add	sp, #8
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	223d      	movs	r2, #61	; 0x3d
 80018c4:	5c9b      	ldrb	r3, [r3, r2]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d001      	beq.n	80018d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e02e      	b.n	800192e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	223d      	movs	r2, #61	; 0x3d
 80018d4:	2102      	movs	r1, #2
 80018d6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a16      	ldr	r2, [pc, #88]	; (8001938 <HAL_TIM_Base_Start+0x80>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00a      	beq.n	80018f8 <HAL_TIM_Base_Start+0x40>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	2380      	movs	r3, #128	; 0x80
 80018e8:	05db      	lsls	r3, r3, #23
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d004      	beq.n	80018f8 <HAL_TIM_Base_Start+0x40>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <HAL_TIM_Base_Start+0x84>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d111      	bne.n	800191c <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	2207      	movs	r2, #7
 8001900:	4013      	ands	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b06      	cmp	r3, #6
 8001908:	d010      	beq.n	800192c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2101      	movs	r1, #1
 8001916:	430a      	orrs	r2, r1
 8001918:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800191a:	e007      	b.n	800192c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2101      	movs	r1, #1
 8001928:	430a      	orrs	r2, r1
 800192a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	0018      	movs	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	b004      	add	sp, #16
 8001934:	bd80      	pop	{r7, pc}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	40012c00 	.word	0x40012c00
 800193c:	40000400 	.word	0x40000400

08001940 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a30      	ldr	r2, [pc, #192]	; (8001a14 <TIM_Base_SetConfig+0xd4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d008      	beq.n	800196a <TIM_Base_SetConfig+0x2a>
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	05db      	lsls	r3, r3, #23
 800195e:	429a      	cmp	r2, r3
 8001960:	d003      	beq.n	800196a <TIM_Base_SetConfig+0x2a>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a2c      	ldr	r2, [pc, #176]	; (8001a18 <TIM_Base_SetConfig+0xd8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d108      	bne.n	800197c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2270      	movs	r2, #112	; 0x70
 800196e:	4393      	bics	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	4313      	orrs	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a25      	ldr	r2, [pc, #148]	; (8001a14 <TIM_Base_SetConfig+0xd4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d014      	beq.n	80019ae <TIM_Base_SetConfig+0x6e>
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	05db      	lsls	r3, r3, #23
 800198a:	429a      	cmp	r2, r3
 800198c:	d00f      	beq.n	80019ae <TIM_Base_SetConfig+0x6e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a21      	ldr	r2, [pc, #132]	; (8001a18 <TIM_Base_SetConfig+0xd8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d00b      	beq.n	80019ae <TIM_Base_SetConfig+0x6e>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a20      	ldr	r2, [pc, #128]	; (8001a1c <TIM_Base_SetConfig+0xdc>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d007      	beq.n	80019ae <TIM_Base_SetConfig+0x6e>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a1f      	ldr	r2, [pc, #124]	; (8001a20 <TIM_Base_SetConfig+0xe0>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d003      	beq.n	80019ae <TIM_Base_SetConfig+0x6e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a1e      	ldr	r2, [pc, #120]	; (8001a24 <TIM_Base_SetConfig+0xe4>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d108      	bne.n	80019c0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4a1d      	ldr	r2, [pc, #116]	; (8001a28 <TIM_Base_SetConfig+0xe8>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4313      	orrs	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2280      	movs	r2, #128	; 0x80
 80019c4:	4393      	bics	r3, r2
 80019c6:	001a      	movs	r2, r3
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <TIM_Base_SetConfig+0xd4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d007      	beq.n	80019fe <TIM_Base_SetConfig+0xbe>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a0b      	ldr	r2, [pc, #44]	; (8001a20 <TIM_Base_SetConfig+0xe0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d003      	beq.n	80019fe <TIM_Base_SetConfig+0xbe>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <TIM_Base_SetConfig+0xe4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d103      	bne.n	8001a06 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	691a      	ldr	r2, [r3, #16]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	615a      	str	r2, [r3, #20]
}
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b004      	add	sp, #16
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40012c00 	.word	0x40012c00
 8001a18:	40000400 	.word	0x40000400
 8001a1c:	40002000 	.word	0x40002000
 8001a20:	40014400 	.word	0x40014400
 8001a24:	40014800 	.word	0x40014800
 8001a28:	fffffcff 	.word	0xfffffcff

08001a2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e044      	b.n	8001ac8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d107      	bne.n	8001a56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2274      	movs	r2, #116	; 0x74
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	0018      	movs	r0, r3
 8001a52:	f7fe fe45 	bl	80006e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2224      	movs	r2, #36	; 0x24
 8001a5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2101      	movs	r1, #1
 8001a68:	438a      	bics	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f000 f8da 	bl	8001c28 <UART_SetConfig>
 8001a74:	0003      	movs	r3, r0
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d101      	bne.n	8001a7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e024      	b.n	8001ac8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f000 f9f7 	bl	8001e7c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	490d      	ldr	r1, [pc, #52]	; (8001ad0 <HAL_UART_Init+0xa4>)
 8001a9a:	400a      	ands	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	212a      	movs	r1, #42	; 0x2a
 8001aaa:	438a      	bics	r2, r1
 8001aac:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2101      	movs	r1, #1
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f000 fa8f 	bl	8001fe4 <UART_CheckIdleState>
 8001ac6:	0003      	movs	r3, r0
}
 8001ac8:	0018      	movs	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b002      	add	sp, #8
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	ffffb7ff 	.word	0xffffb7ff

08001ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	1dbb      	adds	r3, r7, #6
 8001ae2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001ae8:	2b20      	cmp	r3, #32
 8001aea:	d000      	beq.n	8001aee <HAL_UART_Transmit+0x1a>
 8001aec:	e096      	b.n	8001c1c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <HAL_UART_Transmit+0x28>
 8001af4:	1dbb      	adds	r3, r7, #6
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d101      	bne.n	8001b00 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e08e      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	2380      	movs	r3, #128	; 0x80
 8001b06:	015b      	lsls	r3, r3, #5
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d109      	bne.n	8001b20 <HAL_UART_Transmit+0x4c>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d105      	bne.n	8001b20 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	2201      	movs	r2, #1
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d001      	beq.n	8001b20 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e07e      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2274      	movs	r2, #116	; 0x74
 8001b24:	5c9b      	ldrb	r3, [r3, r2]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d101      	bne.n	8001b2e <HAL_UART_Transmit+0x5a>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e077      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2274      	movs	r2, #116	; 0x74
 8001b32:	2101      	movs	r1, #1
 8001b34:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2280      	movs	r2, #128	; 0x80
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2221      	movs	r2, #33	; 0x21
 8001b42:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b44:	f7fe fe9e 	bl	8000884 <HAL_GetTick>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	1dba      	adds	r2, r7, #6
 8001b50:	2150      	movs	r1, #80	; 0x50
 8001b52:	8812      	ldrh	r2, [r2, #0]
 8001b54:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1dba      	adds	r2, r7, #6
 8001b5a:	2152      	movs	r1, #82	; 0x52
 8001b5c:	8812      	ldrh	r2, [r2, #0]
 8001b5e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	015b      	lsls	r3, r3, #5
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d108      	bne.n	8001b7e <HAL_UART_Transmit+0xaa>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d104      	bne.n	8001b7e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	61bb      	str	r3, [r7, #24]
 8001b7c:	e003      	b.n	8001b86 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2274      	movs	r2, #116	; 0x74
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001b8e:	e02d      	b.n	8001bec <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b90:	697a      	ldr	r2, [r7, #20]
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	0013      	movs	r3, r2
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	f000 fa69 	bl	8002074 <UART_WaitOnFlagUntilTimeout>
 8001ba2:	1e03      	subs	r3, r0, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e039      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10b      	bne.n	8001bc8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	881a      	ldrh	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	05d2      	lsls	r2, r2, #23
 8001bba:	0dd2      	lsrs	r2, r2, #23
 8001bbc:	b292      	uxth	r2, r2
 8001bbe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3302      	adds	r3, #2
 8001bc4:	61bb      	str	r3, [r7, #24]
 8001bc6:	e008      	b.n	8001bda <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	781a      	ldrb	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	b292      	uxth	r2, r2
 8001bd2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2252      	movs	r2, #82	; 0x52
 8001bde:	5a9b      	ldrh	r3, [r3, r2]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	3b01      	subs	r3, #1
 8001be4:	b299      	uxth	r1, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2252      	movs	r2, #82	; 0x52
 8001bea:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2252      	movs	r2, #82	; 0x52
 8001bf0:	5a9b      	ldrh	r3, [r3, r2]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1cb      	bne.n	8001b90 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	0013      	movs	r3, r2
 8001c02:	2200      	movs	r2, #0
 8001c04:	2140      	movs	r1, #64	; 0x40
 8001c06:	f000 fa35 	bl	8002074 <UART_WaitOnFlagUntilTimeout>
 8001c0a:	1e03      	subs	r3, r0, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e005      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2220      	movs	r2, #32
 8001c16:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e000      	b.n	8001c1e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001c1c:	2302      	movs	r3, #2
  }
}
 8001c1e:	0018      	movs	r0, r3
 8001c20:	46bd      	mov	sp, r7
 8001c22:	b008      	add	sp, #32
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c30:	231e      	movs	r3, #30
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69db      	ldr	r3, [r3, #28]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a84      	ldr	r2, [pc, #528]	; (8001e68 <UART_SetConfig+0x240>)
 8001c58:	4013      	ands	r3, r2
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	430a      	orrs	r2, r1
 8001c64:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4a7f      	ldr	r2, [pc, #508]	; (8001e6c <UART_SetConfig+0x244>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	697a      	ldr	r2, [r7, #20]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	4a76      	ldr	r2, [pc, #472]	; (8001e70 <UART_SetConfig+0x248>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	0019      	movs	r1, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ca4:	4b73      	ldr	r3, [pc, #460]	; (8001e74 <UART_SetConfig+0x24c>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	2203      	movs	r2, #3
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b03      	cmp	r3, #3
 8001cae:	d00d      	beq.n	8001ccc <UART_SetConfig+0xa4>
 8001cb0:	d81b      	bhi.n	8001cea <UART_SetConfig+0xc2>
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d014      	beq.n	8001ce0 <UART_SetConfig+0xb8>
 8001cb6:	d818      	bhi.n	8001cea <UART_SetConfig+0xc2>
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <UART_SetConfig+0x9a>
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d00a      	beq.n	8001cd6 <UART_SetConfig+0xae>
 8001cc0:	e013      	b.n	8001cea <UART_SetConfig+0xc2>
 8001cc2:	231f      	movs	r3, #31
 8001cc4:	18fb      	adds	r3, r7, r3
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	701a      	strb	r2, [r3, #0]
 8001cca:	e012      	b.n	8001cf2 <UART_SetConfig+0xca>
 8001ccc:	231f      	movs	r3, #31
 8001cce:	18fb      	adds	r3, r7, r3
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	701a      	strb	r2, [r3, #0]
 8001cd4:	e00d      	b.n	8001cf2 <UART_SetConfig+0xca>
 8001cd6:	231f      	movs	r3, #31
 8001cd8:	18fb      	adds	r3, r7, r3
 8001cda:	2204      	movs	r2, #4
 8001cdc:	701a      	strb	r2, [r3, #0]
 8001cde:	e008      	b.n	8001cf2 <UART_SetConfig+0xca>
 8001ce0:	231f      	movs	r3, #31
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	701a      	strb	r2, [r3, #0]
 8001ce8:	e003      	b.n	8001cf2 <UART_SetConfig+0xca>
 8001cea:	231f      	movs	r3, #31
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	2210      	movs	r2, #16
 8001cf0:	701a      	strb	r2, [r3, #0]
 8001cf2:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69da      	ldr	r2, [r3, #28]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	021b      	lsls	r3, r3, #8
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d15d      	bne.n	8001dbc <UART_SetConfig+0x194>
  {
    switch (clocksource)
 8001d00:	231f      	movs	r3, #31
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b08      	cmp	r3, #8
 8001d08:	d015      	beq.n	8001d36 <UART_SetConfig+0x10e>
 8001d0a:	dc18      	bgt.n	8001d3e <UART_SetConfig+0x116>
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d00d      	beq.n	8001d2c <UART_SetConfig+0x104>
 8001d10:	dc15      	bgt.n	8001d3e <UART_SetConfig+0x116>
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <UART_SetConfig+0xf4>
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d005      	beq.n	8001d26 <UART_SetConfig+0xfe>
 8001d1a:	e010      	b.n	8001d3e <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d1c:	f7ff fc98 	bl	8001650 <HAL_RCC_GetPCLK1Freq>
 8001d20:	0003      	movs	r3, r0
 8001d22:	61bb      	str	r3, [r7, #24]
        break;
 8001d24:	e012      	b.n	8001d4c <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001d26:	4b54      	ldr	r3, [pc, #336]	; (8001e78 <UART_SetConfig+0x250>)
 8001d28:	61bb      	str	r3, [r7, #24]
        break;
 8001d2a:	e00f      	b.n	8001d4c <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d2c:	f7ff fc22 	bl	8001574 <HAL_RCC_GetSysClockFreq>
 8001d30:	0003      	movs	r3, r0
 8001d32:	61bb      	str	r3, [r7, #24]
        break;
 8001d34:	e00a      	b.n	8001d4c <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	61bb      	str	r3, [r7, #24]
        break;
 8001d3c:	e006      	b.n	8001d4c <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001d42:	231e      	movs	r3, #30
 8001d44:	18fb      	adds	r3, r7, r3
 8001d46:	2201      	movs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
        break;
 8001d4a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d100      	bne.n	8001d54 <UART_SetConfig+0x12c>
 8001d52:	e07b      	b.n	8001e4c <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	005a      	lsls	r2, r3, #1
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	085b      	lsrs	r3, r3, #1
 8001d5e:	18d2      	adds	r2, r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	0019      	movs	r1, r3
 8001d66:	0010      	movs	r0, r2
 8001d68:	f7fe f9d8 	bl	800011c <__udivsi3>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	2b0f      	cmp	r3, #15
 8001d76:	d91c      	bls.n	8001db2 <UART_SetConfig+0x18a>
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	025b      	lsls	r3, r3, #9
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d217      	bcs.n	8001db2 <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	200e      	movs	r0, #14
 8001d88:	183b      	adds	r3, r7, r0
 8001d8a:	210f      	movs	r1, #15
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	085b      	lsrs	r3, r3, #1
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	2207      	movs	r2, #7
 8001d98:	4013      	ands	r3, r2
 8001d9a:	b299      	uxth	r1, r3
 8001d9c:	183b      	adds	r3, r7, r0
 8001d9e:	183a      	adds	r2, r7, r0
 8001da0:	8812      	ldrh	r2, [r2, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	183a      	adds	r2, r7, r0
 8001dac:	8812      	ldrh	r2, [r2, #0]
 8001dae:	60da      	str	r2, [r3, #12]
 8001db0:	e04c      	b.n	8001e4c <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8001db2:	231e      	movs	r3, #30
 8001db4:	18fb      	adds	r3, r7, r3
 8001db6:	2201      	movs	r2, #1
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	e047      	b.n	8001e4c <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001dbc:	231f      	movs	r3, #31
 8001dbe:	18fb      	adds	r3, r7, r3
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b08      	cmp	r3, #8
 8001dc4:	d015      	beq.n	8001df2 <UART_SetConfig+0x1ca>
 8001dc6:	dc18      	bgt.n	8001dfa <UART_SetConfig+0x1d2>
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	d00d      	beq.n	8001de8 <UART_SetConfig+0x1c0>
 8001dcc:	dc15      	bgt.n	8001dfa <UART_SetConfig+0x1d2>
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <UART_SetConfig+0x1b0>
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d005      	beq.n	8001de2 <UART_SetConfig+0x1ba>
 8001dd6:	e010      	b.n	8001dfa <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001dd8:	f7ff fc3a 	bl	8001650 <HAL_RCC_GetPCLK1Freq>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	61bb      	str	r3, [r7, #24]
        break;
 8001de0:	e012      	b.n	8001e08 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001de2:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <UART_SetConfig+0x250>)
 8001de4:	61bb      	str	r3, [r7, #24]
        break;
 8001de6:	e00f      	b.n	8001e08 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001de8:	f7ff fbc4 	bl	8001574 <HAL_RCC_GetSysClockFreq>
 8001dec:	0003      	movs	r3, r0
 8001dee:	61bb      	str	r3, [r7, #24]
        break;
 8001df0:	e00a      	b.n	8001e08 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	61bb      	str	r3, [r7, #24]
        break;
 8001df8:	e006      	b.n	8001e08 <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001dfe:	231e      	movs	r3, #30
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	2201      	movs	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
        break;
 8001e06:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d01e      	beq.n	8001e4c <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	085a      	lsrs	r2, r3, #1
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	18d2      	adds	r2, r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	0019      	movs	r1, r3
 8001e1e:	0010      	movs	r0, r2
 8001e20:	f7fe f97c 	bl	800011c <__udivsi3>
 8001e24:	0003      	movs	r3, r0
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	2b0f      	cmp	r3, #15
 8001e2e:	d909      	bls.n	8001e44 <UART_SetConfig+0x21c>
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	2380      	movs	r3, #128	; 0x80
 8001e34:	025b      	lsls	r3, r3, #9
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d204      	bcs.n	8001e44 <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	e003      	b.n	8001e4c <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8001e44:	231e      	movs	r3, #30
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	2201      	movs	r2, #1
 8001e4a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8001e58:	231e      	movs	r3, #30
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b008      	add	sp, #32
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	ffff69f3 	.word	0xffff69f3
 8001e6c:	ffffcfff 	.word	0xffffcfff
 8001e70:	fffff4ff 	.word	0xfffff4ff
 8001e74:	40021000 	.word	0x40021000
 8001e78:	007a1200 	.word	0x007a1200

08001e7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d00b      	beq.n	8001ea6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	4a4a      	ldr	r2, [pc, #296]	; (8001fc0 <UART_AdvFeatureConfig+0x144>)
 8001e96:	4013      	ands	r3, r2
 8001e98:	0019      	movs	r1, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eaa:	2202      	movs	r2, #2
 8001eac:	4013      	ands	r3, r2
 8001eae:	d00b      	beq.n	8001ec8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4a43      	ldr	r2, [pc, #268]	; (8001fc4 <UART_AdvFeatureConfig+0x148>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	0019      	movs	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	2204      	movs	r2, #4
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d00b      	beq.n	8001eea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	4a3b      	ldr	r2, [pc, #236]	; (8001fc8 <UART_AdvFeatureConfig+0x14c>)
 8001eda:	4013      	ands	r3, r2
 8001edc:	0019      	movs	r1, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eee:	2208      	movs	r2, #8
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d00b      	beq.n	8001f0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	4a34      	ldr	r2, [pc, #208]	; (8001fcc <UART_AdvFeatureConfig+0x150>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	0019      	movs	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f10:	2210      	movs	r2, #16
 8001f12:	4013      	ands	r3, r2
 8001f14:	d00b      	beq.n	8001f2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	4a2c      	ldr	r2, [pc, #176]	; (8001fd0 <UART_AdvFeatureConfig+0x154>)
 8001f1e:	4013      	ands	r3, r2
 8001f20:	0019      	movs	r1, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f32:	2220      	movs	r2, #32
 8001f34:	4013      	ands	r3, r2
 8001f36:	d00b      	beq.n	8001f50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	4a25      	ldr	r2, [pc, #148]	; (8001fd4 <UART_AdvFeatureConfig+0x158>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	0019      	movs	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	2240      	movs	r2, #64	; 0x40
 8001f56:	4013      	ands	r3, r2
 8001f58:	d01d      	beq.n	8001f96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4a1d      	ldr	r2, [pc, #116]	; (8001fd8 <UART_AdvFeatureConfig+0x15c>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	0019      	movs	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	035b      	lsls	r3, r3, #13
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d10b      	bne.n	8001f96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	4a15      	ldr	r2, [pc, #84]	; (8001fdc <UART_AdvFeatureConfig+0x160>)
 8001f86:	4013      	ands	r3, r2
 8001f88:	0019      	movs	r1, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9a:	2280      	movs	r2, #128	; 0x80
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d00b      	beq.n	8001fb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	; (8001fe0 <UART_AdvFeatureConfig+0x164>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	0019      	movs	r1, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	605a      	str	r2, [r3, #4]
  }
}
 8001fb8:	46c0      	nop			; (mov r8, r8)
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b002      	add	sp, #8
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	fffdffff 	.word	0xfffdffff
 8001fc4:	fffeffff 	.word	0xfffeffff
 8001fc8:	fffbffff 	.word	0xfffbffff
 8001fcc:	ffff7fff 	.word	0xffff7fff
 8001fd0:	ffffefff 	.word	0xffffefff
 8001fd4:	ffffdfff 	.word	0xffffdfff
 8001fd8:	ffefffff 	.word	0xffefffff
 8001fdc:	ff9fffff 	.word	0xff9fffff
 8001fe0:	fff7ffff 	.word	0xfff7ffff

08001fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af02      	add	r7, sp, #8
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2280      	movs	r2, #128	; 0x80
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001ff4:	f7fe fc46 	bl	8000884 <HAL_GetTick>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2208      	movs	r2, #8
 8002004:	4013      	ands	r3, r2
 8002006:	2b08      	cmp	r3, #8
 8002008:	d10c      	bne.n	8002024 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2280      	movs	r2, #128	; 0x80
 800200e:	0391      	lsls	r1, r2, #14
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	4a17      	ldr	r2, [pc, #92]	; (8002070 <UART_CheckIdleState+0x8c>)
 8002014:	9200      	str	r2, [sp, #0]
 8002016:	2200      	movs	r2, #0
 8002018:	f000 f82c 	bl	8002074 <UART_WaitOnFlagUntilTimeout>
 800201c:	1e03      	subs	r3, r0, #0
 800201e:	d001      	beq.n	8002024 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e021      	b.n	8002068 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2204      	movs	r2, #4
 800202c:	4013      	ands	r3, r2
 800202e:	2b04      	cmp	r3, #4
 8002030:	d10c      	bne.n	800204c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2280      	movs	r2, #128	; 0x80
 8002036:	03d1      	lsls	r1, r2, #15
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	4a0d      	ldr	r2, [pc, #52]	; (8002070 <UART_CheckIdleState+0x8c>)
 800203c:	9200      	str	r2, [sp, #0]
 800203e:	2200      	movs	r2, #0
 8002040:	f000 f818 	bl	8002074 <UART_WaitOnFlagUntilTimeout>
 8002044:	1e03      	subs	r3, r0, #0
 8002046:	d001      	beq.n	800204c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e00d      	b.n	8002068 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2220      	movs	r2, #32
 8002050:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2274      	movs	r2, #116	; 0x74
 8002062:	2100      	movs	r1, #0
 8002064:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b004      	add	sp, #16
 800206e:	bd80      	pop	{r7, pc}
 8002070:	01ffffff 	.word	0x01ffffff

08002074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	603b      	str	r3, [r7, #0]
 8002080:	1dfb      	adds	r3, r7, #7
 8002082:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002084:	e05e      	b.n	8002144 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	3301      	adds	r3, #1
 800208a:	d05b      	beq.n	8002144 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800208c:	f7fe fbfa 	bl	8000884 <HAL_GetTick>
 8002090:	0002      	movs	r2, r0
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	429a      	cmp	r2, r3
 800209a:	d302      	bcc.n	80020a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d11b      	bne.n	80020da <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	492f      	ldr	r1, [pc, #188]	; (800216c <UART_WaitOnFlagUntilTimeout+0xf8>)
 80020ae:	400a      	ands	r2, r1
 80020b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2101      	movs	r1, #1
 80020be:	438a      	bics	r2, r1
 80020c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2220      	movs	r2, #32
 80020c6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2220      	movs	r2, #32
 80020cc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2274      	movs	r2, #116	; 0x74
 80020d2:	2100      	movs	r1, #0
 80020d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e044      	b.n	8002164 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2204      	movs	r2, #4
 80020e2:	4013      	ands	r3, r2
 80020e4:	d02e      	beq.n	8002144 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	69da      	ldr	r2, [r3, #28]
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	401a      	ands	r2, r3
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d124      	bne.n	8002144 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2280      	movs	r2, #128	; 0x80
 8002100:	0112      	lsls	r2, r2, #4
 8002102:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4917      	ldr	r1, [pc, #92]	; (800216c <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002110:	400a      	ands	r2, r1
 8002112:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689a      	ldr	r2, [r3, #8]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2101      	movs	r1, #1
 8002120:	438a      	bics	r2, r1
 8002122:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2220      	movs	r2, #32
 8002128:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2220      	movs	r2, #32
 800212e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2280      	movs	r2, #128	; 0x80
 8002134:	2120      	movs	r1, #32
 8002136:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2274      	movs	r2, #116	; 0x74
 800213c:	2100      	movs	r1, #0
 800213e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e00f      	b.n	8002164 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	4013      	ands	r3, r2
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	425a      	negs	r2, r3
 8002154:	4153      	adcs	r3, r2
 8002156:	b2db      	uxtb	r3, r3
 8002158:	001a      	movs	r2, r3
 800215a:	1dfb      	adds	r3, r7, #7
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	429a      	cmp	r2, r3
 8002160:	d091      	beq.n	8002086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
}
 8002164:	0018      	movs	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	b004      	add	sp, #16
 800216a:	bd80      	pop	{r7, pc}
 800216c:	fffffe5f 	.word	0xfffffe5f

08002170 <__errno>:
 8002170:	4b01      	ldr	r3, [pc, #4]	; (8002178 <__errno+0x8>)
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	4770      	bx	lr
 8002176:	46c0      	nop			; (mov r8, r8)
 8002178:	2000000c 	.word	0x2000000c

0800217c <__libc_init_array>:
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	2600      	movs	r6, #0
 8002180:	4d0c      	ldr	r5, [pc, #48]	; (80021b4 <__libc_init_array+0x38>)
 8002182:	4c0d      	ldr	r4, [pc, #52]	; (80021b8 <__libc_init_array+0x3c>)
 8002184:	1b64      	subs	r4, r4, r5
 8002186:	10a4      	asrs	r4, r4, #2
 8002188:	42a6      	cmp	r6, r4
 800218a:	d109      	bne.n	80021a0 <__libc_init_array+0x24>
 800218c:	2600      	movs	r6, #0
 800218e:	f000 fc47 	bl	8002a20 <_init>
 8002192:	4d0a      	ldr	r5, [pc, #40]	; (80021bc <__libc_init_array+0x40>)
 8002194:	4c0a      	ldr	r4, [pc, #40]	; (80021c0 <__libc_init_array+0x44>)
 8002196:	1b64      	subs	r4, r4, r5
 8002198:	10a4      	asrs	r4, r4, #2
 800219a:	42a6      	cmp	r6, r4
 800219c:	d105      	bne.n	80021aa <__libc_init_array+0x2e>
 800219e:	bd70      	pop	{r4, r5, r6, pc}
 80021a0:	00b3      	lsls	r3, r6, #2
 80021a2:	58eb      	ldr	r3, [r5, r3]
 80021a4:	4798      	blx	r3
 80021a6:	3601      	adds	r6, #1
 80021a8:	e7ee      	b.n	8002188 <__libc_init_array+0xc>
 80021aa:	00b3      	lsls	r3, r6, #2
 80021ac:	58eb      	ldr	r3, [r5, r3]
 80021ae:	4798      	blx	r3
 80021b0:	3601      	adds	r6, #1
 80021b2:	e7f2      	b.n	800219a <__libc_init_array+0x1e>
 80021b4:	08002ac0 	.word	0x08002ac0
 80021b8:	08002ac0 	.word	0x08002ac0
 80021bc:	08002ac0 	.word	0x08002ac0
 80021c0:	08002ac4 	.word	0x08002ac4

080021c4 <memset>:
 80021c4:	0003      	movs	r3, r0
 80021c6:	1882      	adds	r2, r0, r2
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d100      	bne.n	80021ce <memset+0xa>
 80021cc:	4770      	bx	lr
 80021ce:	7019      	strb	r1, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	e7f9      	b.n	80021c8 <memset+0x4>

080021d4 <siprintf>:
 80021d4:	b40e      	push	{r1, r2, r3}
 80021d6:	b500      	push	{lr}
 80021d8:	490b      	ldr	r1, [pc, #44]	; (8002208 <siprintf+0x34>)
 80021da:	b09c      	sub	sp, #112	; 0x70
 80021dc:	ab1d      	add	r3, sp, #116	; 0x74
 80021de:	9002      	str	r0, [sp, #8]
 80021e0:	9006      	str	r0, [sp, #24]
 80021e2:	9107      	str	r1, [sp, #28]
 80021e4:	9104      	str	r1, [sp, #16]
 80021e6:	4809      	ldr	r0, [pc, #36]	; (800220c <siprintf+0x38>)
 80021e8:	4909      	ldr	r1, [pc, #36]	; (8002210 <siprintf+0x3c>)
 80021ea:	cb04      	ldmia	r3!, {r2}
 80021ec:	9105      	str	r1, [sp, #20]
 80021ee:	6800      	ldr	r0, [r0, #0]
 80021f0:	a902      	add	r1, sp, #8
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	f000 f870 	bl	80022d8 <_svfiprintf_r>
 80021f8:	2300      	movs	r3, #0
 80021fa:	9a02      	ldr	r2, [sp, #8]
 80021fc:	7013      	strb	r3, [r2, #0]
 80021fe:	b01c      	add	sp, #112	; 0x70
 8002200:	bc08      	pop	{r3}
 8002202:	b003      	add	sp, #12
 8002204:	4718      	bx	r3
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	7fffffff 	.word	0x7fffffff
 800220c:	2000000c 	.word	0x2000000c
 8002210:	ffff0208 	.word	0xffff0208

08002214 <__ssputs_r>:
 8002214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002216:	688e      	ldr	r6, [r1, #8]
 8002218:	b085      	sub	sp, #20
 800221a:	0007      	movs	r7, r0
 800221c:	000c      	movs	r4, r1
 800221e:	9203      	str	r2, [sp, #12]
 8002220:	9301      	str	r3, [sp, #4]
 8002222:	429e      	cmp	r6, r3
 8002224:	d83c      	bhi.n	80022a0 <__ssputs_r+0x8c>
 8002226:	2390      	movs	r3, #144	; 0x90
 8002228:	898a      	ldrh	r2, [r1, #12]
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	421a      	tst	r2, r3
 800222e:	d034      	beq.n	800229a <__ssputs_r+0x86>
 8002230:	2503      	movs	r5, #3
 8002232:	6909      	ldr	r1, [r1, #16]
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	1a5b      	subs	r3, r3, r1
 8002238:	9302      	str	r3, [sp, #8]
 800223a:	6963      	ldr	r3, [r4, #20]
 800223c:	9802      	ldr	r0, [sp, #8]
 800223e:	435d      	muls	r5, r3
 8002240:	0feb      	lsrs	r3, r5, #31
 8002242:	195d      	adds	r5, r3, r5
 8002244:	9b01      	ldr	r3, [sp, #4]
 8002246:	106d      	asrs	r5, r5, #1
 8002248:	3301      	adds	r3, #1
 800224a:	181b      	adds	r3, r3, r0
 800224c:	42ab      	cmp	r3, r5
 800224e:	d900      	bls.n	8002252 <__ssputs_r+0x3e>
 8002250:	001d      	movs	r5, r3
 8002252:	0553      	lsls	r3, r2, #21
 8002254:	d532      	bpl.n	80022bc <__ssputs_r+0xa8>
 8002256:	0029      	movs	r1, r5
 8002258:	0038      	movs	r0, r7
 800225a:	f000 fb31 	bl	80028c0 <_malloc_r>
 800225e:	1e06      	subs	r6, r0, #0
 8002260:	d109      	bne.n	8002276 <__ssputs_r+0x62>
 8002262:	230c      	movs	r3, #12
 8002264:	603b      	str	r3, [r7, #0]
 8002266:	2340      	movs	r3, #64	; 0x40
 8002268:	2001      	movs	r0, #1
 800226a:	89a2      	ldrh	r2, [r4, #12]
 800226c:	4240      	negs	r0, r0
 800226e:	4313      	orrs	r3, r2
 8002270:	81a3      	strh	r3, [r4, #12]
 8002272:	b005      	add	sp, #20
 8002274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002276:	9a02      	ldr	r2, [sp, #8]
 8002278:	6921      	ldr	r1, [r4, #16]
 800227a:	f000 faba 	bl	80027f2 <memcpy>
 800227e:	89a3      	ldrh	r3, [r4, #12]
 8002280:	4a14      	ldr	r2, [pc, #80]	; (80022d4 <__ssputs_r+0xc0>)
 8002282:	401a      	ands	r2, r3
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	4313      	orrs	r3, r2
 8002288:	81a3      	strh	r3, [r4, #12]
 800228a:	9b02      	ldr	r3, [sp, #8]
 800228c:	6126      	str	r6, [r4, #16]
 800228e:	18f6      	adds	r6, r6, r3
 8002290:	6026      	str	r6, [r4, #0]
 8002292:	6165      	str	r5, [r4, #20]
 8002294:	9e01      	ldr	r6, [sp, #4]
 8002296:	1aed      	subs	r5, r5, r3
 8002298:	60a5      	str	r5, [r4, #8]
 800229a:	9b01      	ldr	r3, [sp, #4]
 800229c:	429e      	cmp	r6, r3
 800229e:	d900      	bls.n	80022a2 <__ssputs_r+0x8e>
 80022a0:	9e01      	ldr	r6, [sp, #4]
 80022a2:	0032      	movs	r2, r6
 80022a4:	9903      	ldr	r1, [sp, #12]
 80022a6:	6820      	ldr	r0, [r4, #0]
 80022a8:	f000 faac 	bl	8002804 <memmove>
 80022ac:	68a3      	ldr	r3, [r4, #8]
 80022ae:	2000      	movs	r0, #0
 80022b0:	1b9b      	subs	r3, r3, r6
 80022b2:	60a3      	str	r3, [r4, #8]
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	199e      	adds	r6, r3, r6
 80022b8:	6026      	str	r6, [r4, #0]
 80022ba:	e7da      	b.n	8002272 <__ssputs_r+0x5e>
 80022bc:	002a      	movs	r2, r5
 80022be:	0038      	movs	r0, r7
 80022c0:	f000 fb5c 	bl	800297c <_realloc_r>
 80022c4:	1e06      	subs	r6, r0, #0
 80022c6:	d1e0      	bne.n	800228a <__ssputs_r+0x76>
 80022c8:	0038      	movs	r0, r7
 80022ca:	6921      	ldr	r1, [r4, #16]
 80022cc:	f000 faae 	bl	800282c <_free_r>
 80022d0:	e7c7      	b.n	8002262 <__ssputs_r+0x4e>
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	fffffb7f 	.word	0xfffffb7f

080022d8 <_svfiprintf_r>:
 80022d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022da:	b0a1      	sub	sp, #132	; 0x84
 80022dc:	9003      	str	r0, [sp, #12]
 80022de:	001d      	movs	r5, r3
 80022e0:	898b      	ldrh	r3, [r1, #12]
 80022e2:	000f      	movs	r7, r1
 80022e4:	0016      	movs	r6, r2
 80022e6:	061b      	lsls	r3, r3, #24
 80022e8:	d511      	bpl.n	800230e <_svfiprintf_r+0x36>
 80022ea:	690b      	ldr	r3, [r1, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10e      	bne.n	800230e <_svfiprintf_r+0x36>
 80022f0:	2140      	movs	r1, #64	; 0x40
 80022f2:	f000 fae5 	bl	80028c0 <_malloc_r>
 80022f6:	6038      	str	r0, [r7, #0]
 80022f8:	6138      	str	r0, [r7, #16]
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d105      	bne.n	800230a <_svfiprintf_r+0x32>
 80022fe:	230c      	movs	r3, #12
 8002300:	9a03      	ldr	r2, [sp, #12]
 8002302:	3801      	subs	r0, #1
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	b021      	add	sp, #132	; 0x84
 8002308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800230a:	2340      	movs	r3, #64	; 0x40
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	2300      	movs	r3, #0
 8002310:	ac08      	add	r4, sp, #32
 8002312:	6163      	str	r3, [r4, #20]
 8002314:	3320      	adds	r3, #32
 8002316:	7663      	strb	r3, [r4, #25]
 8002318:	3310      	adds	r3, #16
 800231a:	76a3      	strb	r3, [r4, #26]
 800231c:	9507      	str	r5, [sp, #28]
 800231e:	0035      	movs	r5, r6
 8002320:	782b      	ldrb	r3, [r5, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <_svfiprintf_r+0x52>
 8002326:	2b25      	cmp	r3, #37	; 0x25
 8002328:	d147      	bne.n	80023ba <_svfiprintf_r+0xe2>
 800232a:	1bab      	subs	r3, r5, r6
 800232c:	9305      	str	r3, [sp, #20]
 800232e:	42b5      	cmp	r5, r6
 8002330:	d00c      	beq.n	800234c <_svfiprintf_r+0x74>
 8002332:	0032      	movs	r2, r6
 8002334:	0039      	movs	r1, r7
 8002336:	9803      	ldr	r0, [sp, #12]
 8002338:	f7ff ff6c 	bl	8002214 <__ssputs_r>
 800233c:	1c43      	adds	r3, r0, #1
 800233e:	d100      	bne.n	8002342 <_svfiprintf_r+0x6a>
 8002340:	e0ae      	b.n	80024a0 <_svfiprintf_r+0x1c8>
 8002342:	6962      	ldr	r2, [r4, #20]
 8002344:	9b05      	ldr	r3, [sp, #20]
 8002346:	4694      	mov	ip, r2
 8002348:	4463      	add	r3, ip
 800234a:	6163      	str	r3, [r4, #20]
 800234c:	782b      	ldrb	r3, [r5, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d100      	bne.n	8002354 <_svfiprintf_r+0x7c>
 8002352:	e0a5      	b.n	80024a0 <_svfiprintf_r+0x1c8>
 8002354:	2201      	movs	r2, #1
 8002356:	2300      	movs	r3, #0
 8002358:	4252      	negs	r2, r2
 800235a:	6062      	str	r2, [r4, #4]
 800235c:	a904      	add	r1, sp, #16
 800235e:	3254      	adds	r2, #84	; 0x54
 8002360:	1852      	adds	r2, r2, r1
 8002362:	1c6e      	adds	r6, r5, #1
 8002364:	6023      	str	r3, [r4, #0]
 8002366:	60e3      	str	r3, [r4, #12]
 8002368:	60a3      	str	r3, [r4, #8]
 800236a:	7013      	strb	r3, [r2, #0]
 800236c:	65a3      	str	r3, [r4, #88]	; 0x58
 800236e:	2205      	movs	r2, #5
 8002370:	7831      	ldrb	r1, [r6, #0]
 8002372:	4854      	ldr	r0, [pc, #336]	; (80024c4 <_svfiprintf_r+0x1ec>)
 8002374:	f000 fa32 	bl	80027dc <memchr>
 8002378:	1c75      	adds	r5, r6, #1
 800237a:	2800      	cmp	r0, #0
 800237c:	d11f      	bne.n	80023be <_svfiprintf_r+0xe6>
 800237e:	6822      	ldr	r2, [r4, #0]
 8002380:	06d3      	lsls	r3, r2, #27
 8002382:	d504      	bpl.n	800238e <_svfiprintf_r+0xb6>
 8002384:	2353      	movs	r3, #83	; 0x53
 8002386:	a904      	add	r1, sp, #16
 8002388:	185b      	adds	r3, r3, r1
 800238a:	2120      	movs	r1, #32
 800238c:	7019      	strb	r1, [r3, #0]
 800238e:	0713      	lsls	r3, r2, #28
 8002390:	d504      	bpl.n	800239c <_svfiprintf_r+0xc4>
 8002392:	2353      	movs	r3, #83	; 0x53
 8002394:	a904      	add	r1, sp, #16
 8002396:	185b      	adds	r3, r3, r1
 8002398:	212b      	movs	r1, #43	; 0x2b
 800239a:	7019      	strb	r1, [r3, #0]
 800239c:	7833      	ldrb	r3, [r6, #0]
 800239e:	2b2a      	cmp	r3, #42	; 0x2a
 80023a0:	d016      	beq.n	80023d0 <_svfiprintf_r+0xf8>
 80023a2:	0035      	movs	r5, r6
 80023a4:	2100      	movs	r1, #0
 80023a6:	200a      	movs	r0, #10
 80023a8:	68e3      	ldr	r3, [r4, #12]
 80023aa:	782a      	ldrb	r2, [r5, #0]
 80023ac:	1c6e      	adds	r6, r5, #1
 80023ae:	3a30      	subs	r2, #48	; 0x30
 80023b0:	2a09      	cmp	r2, #9
 80023b2:	d94e      	bls.n	8002452 <_svfiprintf_r+0x17a>
 80023b4:	2900      	cmp	r1, #0
 80023b6:	d111      	bne.n	80023dc <_svfiprintf_r+0x104>
 80023b8:	e017      	b.n	80023ea <_svfiprintf_r+0x112>
 80023ba:	3501      	adds	r5, #1
 80023bc:	e7b0      	b.n	8002320 <_svfiprintf_r+0x48>
 80023be:	4b41      	ldr	r3, [pc, #260]	; (80024c4 <_svfiprintf_r+0x1ec>)
 80023c0:	6822      	ldr	r2, [r4, #0]
 80023c2:	1ac0      	subs	r0, r0, r3
 80023c4:	2301      	movs	r3, #1
 80023c6:	4083      	lsls	r3, r0
 80023c8:	4313      	orrs	r3, r2
 80023ca:	002e      	movs	r6, r5
 80023cc:	6023      	str	r3, [r4, #0]
 80023ce:	e7ce      	b.n	800236e <_svfiprintf_r+0x96>
 80023d0:	9b07      	ldr	r3, [sp, #28]
 80023d2:	1d19      	adds	r1, r3, #4
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	9107      	str	r1, [sp, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	db01      	blt.n	80023e0 <_svfiprintf_r+0x108>
 80023dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80023de:	e004      	b.n	80023ea <_svfiprintf_r+0x112>
 80023e0:	425b      	negs	r3, r3
 80023e2:	60e3      	str	r3, [r4, #12]
 80023e4:	2302      	movs	r3, #2
 80023e6:	4313      	orrs	r3, r2
 80023e8:	6023      	str	r3, [r4, #0]
 80023ea:	782b      	ldrb	r3, [r5, #0]
 80023ec:	2b2e      	cmp	r3, #46	; 0x2e
 80023ee:	d10a      	bne.n	8002406 <_svfiprintf_r+0x12e>
 80023f0:	786b      	ldrb	r3, [r5, #1]
 80023f2:	2b2a      	cmp	r3, #42	; 0x2a
 80023f4:	d135      	bne.n	8002462 <_svfiprintf_r+0x18a>
 80023f6:	9b07      	ldr	r3, [sp, #28]
 80023f8:	3502      	adds	r5, #2
 80023fa:	1d1a      	adds	r2, r3, #4
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	9207      	str	r2, [sp, #28]
 8002400:	2b00      	cmp	r3, #0
 8002402:	db2b      	blt.n	800245c <_svfiprintf_r+0x184>
 8002404:	9309      	str	r3, [sp, #36]	; 0x24
 8002406:	4e30      	ldr	r6, [pc, #192]	; (80024c8 <_svfiprintf_r+0x1f0>)
 8002408:	2203      	movs	r2, #3
 800240a:	0030      	movs	r0, r6
 800240c:	7829      	ldrb	r1, [r5, #0]
 800240e:	f000 f9e5 	bl	80027dc <memchr>
 8002412:	2800      	cmp	r0, #0
 8002414:	d006      	beq.n	8002424 <_svfiprintf_r+0x14c>
 8002416:	2340      	movs	r3, #64	; 0x40
 8002418:	1b80      	subs	r0, r0, r6
 800241a:	4083      	lsls	r3, r0
 800241c:	6822      	ldr	r2, [r4, #0]
 800241e:	3501      	adds	r5, #1
 8002420:	4313      	orrs	r3, r2
 8002422:	6023      	str	r3, [r4, #0]
 8002424:	7829      	ldrb	r1, [r5, #0]
 8002426:	2206      	movs	r2, #6
 8002428:	4828      	ldr	r0, [pc, #160]	; (80024cc <_svfiprintf_r+0x1f4>)
 800242a:	1c6e      	adds	r6, r5, #1
 800242c:	7621      	strb	r1, [r4, #24]
 800242e:	f000 f9d5 	bl	80027dc <memchr>
 8002432:	2800      	cmp	r0, #0
 8002434:	d03c      	beq.n	80024b0 <_svfiprintf_r+0x1d8>
 8002436:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <_svfiprintf_r+0x1f8>)
 8002438:	2b00      	cmp	r3, #0
 800243a:	d125      	bne.n	8002488 <_svfiprintf_r+0x1b0>
 800243c:	2207      	movs	r2, #7
 800243e:	9b07      	ldr	r3, [sp, #28]
 8002440:	3307      	adds	r3, #7
 8002442:	4393      	bics	r3, r2
 8002444:	3308      	adds	r3, #8
 8002446:	9307      	str	r3, [sp, #28]
 8002448:	6963      	ldr	r3, [r4, #20]
 800244a:	9a04      	ldr	r2, [sp, #16]
 800244c:	189b      	adds	r3, r3, r2
 800244e:	6163      	str	r3, [r4, #20]
 8002450:	e765      	b.n	800231e <_svfiprintf_r+0x46>
 8002452:	4343      	muls	r3, r0
 8002454:	0035      	movs	r5, r6
 8002456:	2101      	movs	r1, #1
 8002458:	189b      	adds	r3, r3, r2
 800245a:	e7a6      	b.n	80023aa <_svfiprintf_r+0xd2>
 800245c:	2301      	movs	r3, #1
 800245e:	425b      	negs	r3, r3
 8002460:	e7d0      	b.n	8002404 <_svfiprintf_r+0x12c>
 8002462:	2300      	movs	r3, #0
 8002464:	200a      	movs	r0, #10
 8002466:	001a      	movs	r2, r3
 8002468:	3501      	adds	r5, #1
 800246a:	6063      	str	r3, [r4, #4]
 800246c:	7829      	ldrb	r1, [r5, #0]
 800246e:	1c6e      	adds	r6, r5, #1
 8002470:	3930      	subs	r1, #48	; 0x30
 8002472:	2909      	cmp	r1, #9
 8002474:	d903      	bls.n	800247e <_svfiprintf_r+0x1a6>
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0c5      	beq.n	8002406 <_svfiprintf_r+0x12e>
 800247a:	9209      	str	r2, [sp, #36]	; 0x24
 800247c:	e7c3      	b.n	8002406 <_svfiprintf_r+0x12e>
 800247e:	4342      	muls	r2, r0
 8002480:	0035      	movs	r5, r6
 8002482:	2301      	movs	r3, #1
 8002484:	1852      	adds	r2, r2, r1
 8002486:	e7f1      	b.n	800246c <_svfiprintf_r+0x194>
 8002488:	ab07      	add	r3, sp, #28
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	003a      	movs	r2, r7
 800248e:	0021      	movs	r1, r4
 8002490:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <_svfiprintf_r+0x1fc>)
 8002492:	9803      	ldr	r0, [sp, #12]
 8002494:	e000      	b.n	8002498 <_svfiprintf_r+0x1c0>
 8002496:	bf00      	nop
 8002498:	9004      	str	r0, [sp, #16]
 800249a:	9b04      	ldr	r3, [sp, #16]
 800249c:	3301      	adds	r3, #1
 800249e:	d1d3      	bne.n	8002448 <_svfiprintf_r+0x170>
 80024a0:	89bb      	ldrh	r3, [r7, #12]
 80024a2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80024a4:	065b      	lsls	r3, r3, #25
 80024a6:	d400      	bmi.n	80024aa <_svfiprintf_r+0x1d2>
 80024a8:	e72d      	b.n	8002306 <_svfiprintf_r+0x2e>
 80024aa:	2001      	movs	r0, #1
 80024ac:	4240      	negs	r0, r0
 80024ae:	e72a      	b.n	8002306 <_svfiprintf_r+0x2e>
 80024b0:	ab07      	add	r3, sp, #28
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	003a      	movs	r2, r7
 80024b6:	0021      	movs	r1, r4
 80024b8:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <_svfiprintf_r+0x1fc>)
 80024ba:	9803      	ldr	r0, [sp, #12]
 80024bc:	f000 f87c 	bl	80025b8 <_printf_i>
 80024c0:	e7ea      	b.n	8002498 <_svfiprintf_r+0x1c0>
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	08002a8c 	.word	0x08002a8c
 80024c8:	08002a92 	.word	0x08002a92
 80024cc:	08002a96 	.word	0x08002a96
 80024d0:	00000000 	.word	0x00000000
 80024d4:	08002215 	.word	0x08002215

080024d8 <_printf_common>:
 80024d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024da:	0015      	movs	r5, r2
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	688a      	ldr	r2, [r1, #8]
 80024e0:	690b      	ldr	r3, [r1, #16]
 80024e2:	000c      	movs	r4, r1
 80024e4:	9000      	str	r0, [sp, #0]
 80024e6:	4293      	cmp	r3, r2
 80024e8:	da00      	bge.n	80024ec <_printf_common+0x14>
 80024ea:	0013      	movs	r3, r2
 80024ec:	0022      	movs	r2, r4
 80024ee:	602b      	str	r3, [r5, #0]
 80024f0:	3243      	adds	r2, #67	; 0x43
 80024f2:	7812      	ldrb	r2, [r2, #0]
 80024f4:	2a00      	cmp	r2, #0
 80024f6:	d001      	beq.n	80024fc <_printf_common+0x24>
 80024f8:	3301      	adds	r3, #1
 80024fa:	602b      	str	r3, [r5, #0]
 80024fc:	6823      	ldr	r3, [r4, #0]
 80024fe:	069b      	lsls	r3, r3, #26
 8002500:	d502      	bpl.n	8002508 <_printf_common+0x30>
 8002502:	682b      	ldr	r3, [r5, #0]
 8002504:	3302      	adds	r3, #2
 8002506:	602b      	str	r3, [r5, #0]
 8002508:	6822      	ldr	r2, [r4, #0]
 800250a:	2306      	movs	r3, #6
 800250c:	0017      	movs	r7, r2
 800250e:	401f      	ands	r7, r3
 8002510:	421a      	tst	r2, r3
 8002512:	d027      	beq.n	8002564 <_printf_common+0x8c>
 8002514:	0023      	movs	r3, r4
 8002516:	3343      	adds	r3, #67	; 0x43
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	1e5a      	subs	r2, r3, #1
 800251c:	4193      	sbcs	r3, r2
 800251e:	6822      	ldr	r2, [r4, #0]
 8002520:	0692      	lsls	r2, r2, #26
 8002522:	d430      	bmi.n	8002586 <_printf_common+0xae>
 8002524:	0022      	movs	r2, r4
 8002526:	9901      	ldr	r1, [sp, #4]
 8002528:	9800      	ldr	r0, [sp, #0]
 800252a:	9e08      	ldr	r6, [sp, #32]
 800252c:	3243      	adds	r2, #67	; 0x43
 800252e:	47b0      	blx	r6
 8002530:	1c43      	adds	r3, r0, #1
 8002532:	d025      	beq.n	8002580 <_printf_common+0xa8>
 8002534:	2306      	movs	r3, #6
 8002536:	6820      	ldr	r0, [r4, #0]
 8002538:	682a      	ldr	r2, [r5, #0]
 800253a:	68e1      	ldr	r1, [r4, #12]
 800253c:	2500      	movs	r5, #0
 800253e:	4003      	ands	r3, r0
 8002540:	2b04      	cmp	r3, #4
 8002542:	d103      	bne.n	800254c <_printf_common+0x74>
 8002544:	1a8d      	subs	r5, r1, r2
 8002546:	43eb      	mvns	r3, r5
 8002548:	17db      	asrs	r3, r3, #31
 800254a:	401d      	ands	r5, r3
 800254c:	68a3      	ldr	r3, [r4, #8]
 800254e:	6922      	ldr	r2, [r4, #16]
 8002550:	4293      	cmp	r3, r2
 8002552:	dd01      	ble.n	8002558 <_printf_common+0x80>
 8002554:	1a9b      	subs	r3, r3, r2
 8002556:	18ed      	adds	r5, r5, r3
 8002558:	2700      	movs	r7, #0
 800255a:	42bd      	cmp	r5, r7
 800255c:	d120      	bne.n	80025a0 <_printf_common+0xc8>
 800255e:	2000      	movs	r0, #0
 8002560:	e010      	b.n	8002584 <_printf_common+0xac>
 8002562:	3701      	adds	r7, #1
 8002564:	68e3      	ldr	r3, [r4, #12]
 8002566:	682a      	ldr	r2, [r5, #0]
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	42bb      	cmp	r3, r7
 800256c:	ddd2      	ble.n	8002514 <_printf_common+0x3c>
 800256e:	0022      	movs	r2, r4
 8002570:	2301      	movs	r3, #1
 8002572:	9901      	ldr	r1, [sp, #4]
 8002574:	9800      	ldr	r0, [sp, #0]
 8002576:	9e08      	ldr	r6, [sp, #32]
 8002578:	3219      	adds	r2, #25
 800257a:	47b0      	blx	r6
 800257c:	1c43      	adds	r3, r0, #1
 800257e:	d1f0      	bne.n	8002562 <_printf_common+0x8a>
 8002580:	2001      	movs	r0, #1
 8002582:	4240      	negs	r0, r0
 8002584:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002586:	2030      	movs	r0, #48	; 0x30
 8002588:	18e1      	adds	r1, r4, r3
 800258a:	3143      	adds	r1, #67	; 0x43
 800258c:	7008      	strb	r0, [r1, #0]
 800258e:	0021      	movs	r1, r4
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	3145      	adds	r1, #69	; 0x45
 8002594:	7809      	ldrb	r1, [r1, #0]
 8002596:	18a2      	adds	r2, r4, r2
 8002598:	3243      	adds	r2, #67	; 0x43
 800259a:	3302      	adds	r3, #2
 800259c:	7011      	strb	r1, [r2, #0]
 800259e:	e7c1      	b.n	8002524 <_printf_common+0x4c>
 80025a0:	0022      	movs	r2, r4
 80025a2:	2301      	movs	r3, #1
 80025a4:	9901      	ldr	r1, [sp, #4]
 80025a6:	9800      	ldr	r0, [sp, #0]
 80025a8:	9e08      	ldr	r6, [sp, #32]
 80025aa:	321a      	adds	r2, #26
 80025ac:	47b0      	blx	r6
 80025ae:	1c43      	adds	r3, r0, #1
 80025b0:	d0e6      	beq.n	8002580 <_printf_common+0xa8>
 80025b2:	3701      	adds	r7, #1
 80025b4:	e7d1      	b.n	800255a <_printf_common+0x82>
	...

080025b8 <_printf_i>:
 80025b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ba:	b08b      	sub	sp, #44	; 0x2c
 80025bc:	9206      	str	r2, [sp, #24]
 80025be:	000a      	movs	r2, r1
 80025c0:	3243      	adds	r2, #67	; 0x43
 80025c2:	9307      	str	r3, [sp, #28]
 80025c4:	9005      	str	r0, [sp, #20]
 80025c6:	9204      	str	r2, [sp, #16]
 80025c8:	7e0a      	ldrb	r2, [r1, #24]
 80025ca:	000c      	movs	r4, r1
 80025cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80025ce:	2a78      	cmp	r2, #120	; 0x78
 80025d0:	d806      	bhi.n	80025e0 <_printf_i+0x28>
 80025d2:	2a62      	cmp	r2, #98	; 0x62
 80025d4:	d808      	bhi.n	80025e8 <_printf_i+0x30>
 80025d6:	2a00      	cmp	r2, #0
 80025d8:	d100      	bne.n	80025dc <_printf_i+0x24>
 80025da:	e0c0      	b.n	800275e <_printf_i+0x1a6>
 80025dc:	2a58      	cmp	r2, #88	; 0x58
 80025de:	d052      	beq.n	8002686 <_printf_i+0xce>
 80025e0:	0026      	movs	r6, r4
 80025e2:	3642      	adds	r6, #66	; 0x42
 80025e4:	7032      	strb	r2, [r6, #0]
 80025e6:	e022      	b.n	800262e <_printf_i+0x76>
 80025e8:	0010      	movs	r0, r2
 80025ea:	3863      	subs	r0, #99	; 0x63
 80025ec:	2815      	cmp	r0, #21
 80025ee:	d8f7      	bhi.n	80025e0 <_printf_i+0x28>
 80025f0:	f7fd fd8a 	bl	8000108 <__gnu_thumb1_case_shi>
 80025f4:	001f0016 	.word	0x001f0016
 80025f8:	fff6fff6 	.word	0xfff6fff6
 80025fc:	fff6fff6 	.word	0xfff6fff6
 8002600:	fff6001f 	.word	0xfff6001f
 8002604:	fff6fff6 	.word	0xfff6fff6
 8002608:	00a8fff6 	.word	0x00a8fff6
 800260c:	009a0036 	.word	0x009a0036
 8002610:	fff6fff6 	.word	0xfff6fff6
 8002614:	fff600b9 	.word	0xfff600b9
 8002618:	fff60036 	.word	0xfff60036
 800261c:	009efff6 	.word	0x009efff6
 8002620:	0026      	movs	r6, r4
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	3642      	adds	r6, #66	; 0x42
 8002626:	1d11      	adds	r1, r2, #4
 8002628:	6019      	str	r1, [r3, #0]
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	7033      	strb	r3, [r6, #0]
 800262e:	2301      	movs	r3, #1
 8002630:	e0a7      	b.n	8002782 <_printf_i+0x1ca>
 8002632:	6808      	ldr	r0, [r1, #0]
 8002634:	6819      	ldr	r1, [r3, #0]
 8002636:	1d0a      	adds	r2, r1, #4
 8002638:	0605      	lsls	r5, r0, #24
 800263a:	d50b      	bpl.n	8002654 <_printf_i+0x9c>
 800263c:	680d      	ldr	r5, [r1, #0]
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	2d00      	cmp	r5, #0
 8002642:	da03      	bge.n	800264c <_printf_i+0x94>
 8002644:	232d      	movs	r3, #45	; 0x2d
 8002646:	9a04      	ldr	r2, [sp, #16]
 8002648:	426d      	negs	r5, r5
 800264a:	7013      	strb	r3, [r2, #0]
 800264c:	4b61      	ldr	r3, [pc, #388]	; (80027d4 <_printf_i+0x21c>)
 800264e:	270a      	movs	r7, #10
 8002650:	9303      	str	r3, [sp, #12]
 8002652:	e032      	b.n	80026ba <_printf_i+0x102>
 8002654:	680d      	ldr	r5, [r1, #0]
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	0641      	lsls	r1, r0, #25
 800265a:	d5f1      	bpl.n	8002640 <_printf_i+0x88>
 800265c:	b22d      	sxth	r5, r5
 800265e:	e7ef      	b.n	8002640 <_printf_i+0x88>
 8002660:	680d      	ldr	r5, [r1, #0]
 8002662:	6819      	ldr	r1, [r3, #0]
 8002664:	1d08      	adds	r0, r1, #4
 8002666:	6018      	str	r0, [r3, #0]
 8002668:	062e      	lsls	r6, r5, #24
 800266a:	d501      	bpl.n	8002670 <_printf_i+0xb8>
 800266c:	680d      	ldr	r5, [r1, #0]
 800266e:	e003      	b.n	8002678 <_printf_i+0xc0>
 8002670:	066d      	lsls	r5, r5, #25
 8002672:	d5fb      	bpl.n	800266c <_printf_i+0xb4>
 8002674:	680d      	ldr	r5, [r1, #0]
 8002676:	b2ad      	uxth	r5, r5
 8002678:	4b56      	ldr	r3, [pc, #344]	; (80027d4 <_printf_i+0x21c>)
 800267a:	270a      	movs	r7, #10
 800267c:	9303      	str	r3, [sp, #12]
 800267e:	2a6f      	cmp	r2, #111	; 0x6f
 8002680:	d117      	bne.n	80026b2 <_printf_i+0xfa>
 8002682:	2708      	movs	r7, #8
 8002684:	e015      	b.n	80026b2 <_printf_i+0xfa>
 8002686:	3145      	adds	r1, #69	; 0x45
 8002688:	700a      	strb	r2, [r1, #0]
 800268a:	4a52      	ldr	r2, [pc, #328]	; (80027d4 <_printf_i+0x21c>)
 800268c:	9203      	str	r2, [sp, #12]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	6821      	ldr	r1, [r4, #0]
 8002692:	ca20      	ldmia	r2!, {r5}
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	0608      	lsls	r0, r1, #24
 8002698:	d550      	bpl.n	800273c <_printf_i+0x184>
 800269a:	07cb      	lsls	r3, r1, #31
 800269c:	d502      	bpl.n	80026a4 <_printf_i+0xec>
 800269e:	2320      	movs	r3, #32
 80026a0:	4319      	orrs	r1, r3
 80026a2:	6021      	str	r1, [r4, #0]
 80026a4:	2710      	movs	r7, #16
 80026a6:	2d00      	cmp	r5, #0
 80026a8:	d103      	bne.n	80026b2 <_printf_i+0xfa>
 80026aa:	2320      	movs	r3, #32
 80026ac:	6822      	ldr	r2, [r4, #0]
 80026ae:	439a      	bics	r2, r3
 80026b0:	6022      	str	r2, [r4, #0]
 80026b2:	0023      	movs	r3, r4
 80026b4:	2200      	movs	r2, #0
 80026b6:	3343      	adds	r3, #67	; 0x43
 80026b8:	701a      	strb	r2, [r3, #0]
 80026ba:	6863      	ldr	r3, [r4, #4]
 80026bc:	60a3      	str	r3, [r4, #8]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	db03      	blt.n	80026ca <_printf_i+0x112>
 80026c2:	2204      	movs	r2, #4
 80026c4:	6821      	ldr	r1, [r4, #0]
 80026c6:	4391      	bics	r1, r2
 80026c8:	6021      	str	r1, [r4, #0]
 80026ca:	2d00      	cmp	r5, #0
 80026cc:	d102      	bne.n	80026d4 <_printf_i+0x11c>
 80026ce:	9e04      	ldr	r6, [sp, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00c      	beq.n	80026ee <_printf_i+0x136>
 80026d4:	9e04      	ldr	r6, [sp, #16]
 80026d6:	0028      	movs	r0, r5
 80026d8:	0039      	movs	r1, r7
 80026da:	f7fd fda5 	bl	8000228 <__aeabi_uidivmod>
 80026de:	9b03      	ldr	r3, [sp, #12]
 80026e0:	3e01      	subs	r6, #1
 80026e2:	5c5b      	ldrb	r3, [r3, r1]
 80026e4:	7033      	strb	r3, [r6, #0]
 80026e6:	002b      	movs	r3, r5
 80026e8:	0005      	movs	r5, r0
 80026ea:	429f      	cmp	r7, r3
 80026ec:	d9f3      	bls.n	80026d6 <_printf_i+0x11e>
 80026ee:	2f08      	cmp	r7, #8
 80026f0:	d109      	bne.n	8002706 <_printf_i+0x14e>
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	07db      	lsls	r3, r3, #31
 80026f6:	d506      	bpl.n	8002706 <_printf_i+0x14e>
 80026f8:	6863      	ldr	r3, [r4, #4]
 80026fa:	6922      	ldr	r2, [r4, #16]
 80026fc:	4293      	cmp	r3, r2
 80026fe:	dc02      	bgt.n	8002706 <_printf_i+0x14e>
 8002700:	2330      	movs	r3, #48	; 0x30
 8002702:	3e01      	subs	r6, #1
 8002704:	7033      	strb	r3, [r6, #0]
 8002706:	9b04      	ldr	r3, [sp, #16]
 8002708:	1b9b      	subs	r3, r3, r6
 800270a:	6123      	str	r3, [r4, #16]
 800270c:	9b07      	ldr	r3, [sp, #28]
 800270e:	0021      	movs	r1, r4
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	9805      	ldr	r0, [sp, #20]
 8002714:	9b06      	ldr	r3, [sp, #24]
 8002716:	aa09      	add	r2, sp, #36	; 0x24
 8002718:	f7ff fede 	bl	80024d8 <_printf_common>
 800271c:	1c43      	adds	r3, r0, #1
 800271e:	d135      	bne.n	800278c <_printf_i+0x1d4>
 8002720:	2001      	movs	r0, #1
 8002722:	4240      	negs	r0, r0
 8002724:	b00b      	add	sp, #44	; 0x2c
 8002726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002728:	2220      	movs	r2, #32
 800272a:	6809      	ldr	r1, [r1, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	6022      	str	r2, [r4, #0]
 8002730:	0022      	movs	r2, r4
 8002732:	2178      	movs	r1, #120	; 0x78
 8002734:	3245      	adds	r2, #69	; 0x45
 8002736:	7011      	strb	r1, [r2, #0]
 8002738:	4a27      	ldr	r2, [pc, #156]	; (80027d8 <_printf_i+0x220>)
 800273a:	e7a7      	b.n	800268c <_printf_i+0xd4>
 800273c:	0648      	lsls	r0, r1, #25
 800273e:	d5ac      	bpl.n	800269a <_printf_i+0xe2>
 8002740:	b2ad      	uxth	r5, r5
 8002742:	e7aa      	b.n	800269a <_printf_i+0xe2>
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	680d      	ldr	r5, [r1, #0]
 8002748:	1d10      	adds	r0, r2, #4
 800274a:	6949      	ldr	r1, [r1, #20]
 800274c:	6018      	str	r0, [r3, #0]
 800274e:	6813      	ldr	r3, [r2, #0]
 8002750:	062e      	lsls	r6, r5, #24
 8002752:	d501      	bpl.n	8002758 <_printf_i+0x1a0>
 8002754:	6019      	str	r1, [r3, #0]
 8002756:	e002      	b.n	800275e <_printf_i+0x1a6>
 8002758:	066d      	lsls	r5, r5, #25
 800275a:	d5fb      	bpl.n	8002754 <_printf_i+0x19c>
 800275c:	8019      	strh	r1, [r3, #0]
 800275e:	2300      	movs	r3, #0
 8002760:	9e04      	ldr	r6, [sp, #16]
 8002762:	6123      	str	r3, [r4, #16]
 8002764:	e7d2      	b.n	800270c <_printf_i+0x154>
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	1d11      	adds	r1, r2, #4
 800276a:	6019      	str	r1, [r3, #0]
 800276c:	6816      	ldr	r6, [r2, #0]
 800276e:	2100      	movs	r1, #0
 8002770:	0030      	movs	r0, r6
 8002772:	6862      	ldr	r2, [r4, #4]
 8002774:	f000 f832 	bl	80027dc <memchr>
 8002778:	2800      	cmp	r0, #0
 800277a:	d001      	beq.n	8002780 <_printf_i+0x1c8>
 800277c:	1b80      	subs	r0, r0, r6
 800277e:	6060      	str	r0, [r4, #4]
 8002780:	6863      	ldr	r3, [r4, #4]
 8002782:	6123      	str	r3, [r4, #16]
 8002784:	2300      	movs	r3, #0
 8002786:	9a04      	ldr	r2, [sp, #16]
 8002788:	7013      	strb	r3, [r2, #0]
 800278a:	e7bf      	b.n	800270c <_printf_i+0x154>
 800278c:	6923      	ldr	r3, [r4, #16]
 800278e:	0032      	movs	r2, r6
 8002790:	9906      	ldr	r1, [sp, #24]
 8002792:	9805      	ldr	r0, [sp, #20]
 8002794:	9d07      	ldr	r5, [sp, #28]
 8002796:	47a8      	blx	r5
 8002798:	1c43      	adds	r3, r0, #1
 800279a:	d0c1      	beq.n	8002720 <_printf_i+0x168>
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	079b      	lsls	r3, r3, #30
 80027a0:	d415      	bmi.n	80027ce <_printf_i+0x216>
 80027a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027a4:	68e0      	ldr	r0, [r4, #12]
 80027a6:	4298      	cmp	r0, r3
 80027a8:	dabc      	bge.n	8002724 <_printf_i+0x16c>
 80027aa:	0018      	movs	r0, r3
 80027ac:	e7ba      	b.n	8002724 <_printf_i+0x16c>
 80027ae:	0022      	movs	r2, r4
 80027b0:	2301      	movs	r3, #1
 80027b2:	9906      	ldr	r1, [sp, #24]
 80027b4:	9805      	ldr	r0, [sp, #20]
 80027b6:	9e07      	ldr	r6, [sp, #28]
 80027b8:	3219      	adds	r2, #25
 80027ba:	47b0      	blx	r6
 80027bc:	1c43      	adds	r3, r0, #1
 80027be:	d0af      	beq.n	8002720 <_printf_i+0x168>
 80027c0:	3501      	adds	r5, #1
 80027c2:	68e3      	ldr	r3, [r4, #12]
 80027c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027c6:	1a9b      	subs	r3, r3, r2
 80027c8:	42ab      	cmp	r3, r5
 80027ca:	dcf0      	bgt.n	80027ae <_printf_i+0x1f6>
 80027cc:	e7e9      	b.n	80027a2 <_printf_i+0x1ea>
 80027ce:	2500      	movs	r5, #0
 80027d0:	e7f7      	b.n	80027c2 <_printf_i+0x20a>
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	08002a9d 	.word	0x08002a9d
 80027d8:	08002aae 	.word	0x08002aae

080027dc <memchr>:
 80027dc:	b2c9      	uxtb	r1, r1
 80027de:	1882      	adds	r2, r0, r2
 80027e0:	4290      	cmp	r0, r2
 80027e2:	d101      	bne.n	80027e8 <memchr+0xc>
 80027e4:	2000      	movs	r0, #0
 80027e6:	4770      	bx	lr
 80027e8:	7803      	ldrb	r3, [r0, #0]
 80027ea:	428b      	cmp	r3, r1
 80027ec:	d0fb      	beq.n	80027e6 <memchr+0xa>
 80027ee:	3001      	adds	r0, #1
 80027f0:	e7f6      	b.n	80027e0 <memchr+0x4>

080027f2 <memcpy>:
 80027f2:	2300      	movs	r3, #0
 80027f4:	b510      	push	{r4, lr}
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d100      	bne.n	80027fc <memcpy+0xa>
 80027fa:	bd10      	pop	{r4, pc}
 80027fc:	5ccc      	ldrb	r4, [r1, r3]
 80027fe:	54c4      	strb	r4, [r0, r3]
 8002800:	3301      	adds	r3, #1
 8002802:	e7f8      	b.n	80027f6 <memcpy+0x4>

08002804 <memmove>:
 8002804:	b510      	push	{r4, lr}
 8002806:	4288      	cmp	r0, r1
 8002808:	d902      	bls.n	8002810 <memmove+0xc>
 800280a:	188b      	adds	r3, r1, r2
 800280c:	4298      	cmp	r0, r3
 800280e:	d303      	bcc.n	8002818 <memmove+0x14>
 8002810:	2300      	movs	r3, #0
 8002812:	e007      	b.n	8002824 <memmove+0x20>
 8002814:	5c8b      	ldrb	r3, [r1, r2]
 8002816:	5483      	strb	r3, [r0, r2]
 8002818:	3a01      	subs	r2, #1
 800281a:	d2fb      	bcs.n	8002814 <memmove+0x10>
 800281c:	bd10      	pop	{r4, pc}
 800281e:	5ccc      	ldrb	r4, [r1, r3]
 8002820:	54c4      	strb	r4, [r0, r3]
 8002822:	3301      	adds	r3, #1
 8002824:	429a      	cmp	r2, r3
 8002826:	d1fa      	bne.n	800281e <memmove+0x1a>
 8002828:	e7f8      	b.n	800281c <memmove+0x18>
	...

0800282c <_free_r>:
 800282c:	b570      	push	{r4, r5, r6, lr}
 800282e:	0005      	movs	r5, r0
 8002830:	2900      	cmp	r1, #0
 8002832:	d010      	beq.n	8002856 <_free_r+0x2a>
 8002834:	1f0c      	subs	r4, r1, #4
 8002836:	6823      	ldr	r3, [r4, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	da00      	bge.n	800283e <_free_r+0x12>
 800283c:	18e4      	adds	r4, r4, r3
 800283e:	0028      	movs	r0, r5
 8002840:	f000 f8d4 	bl	80029ec <__malloc_lock>
 8002844:	4a1d      	ldr	r2, [pc, #116]	; (80028bc <_free_r+0x90>)
 8002846:	6813      	ldr	r3, [r2, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d105      	bne.n	8002858 <_free_r+0x2c>
 800284c:	6063      	str	r3, [r4, #4]
 800284e:	6014      	str	r4, [r2, #0]
 8002850:	0028      	movs	r0, r5
 8002852:	f000 f8d3 	bl	80029fc <__malloc_unlock>
 8002856:	bd70      	pop	{r4, r5, r6, pc}
 8002858:	42a3      	cmp	r3, r4
 800285a:	d908      	bls.n	800286e <_free_r+0x42>
 800285c:	6821      	ldr	r1, [r4, #0]
 800285e:	1860      	adds	r0, r4, r1
 8002860:	4283      	cmp	r3, r0
 8002862:	d1f3      	bne.n	800284c <_free_r+0x20>
 8002864:	6818      	ldr	r0, [r3, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	1841      	adds	r1, r0, r1
 800286a:	6021      	str	r1, [r4, #0]
 800286c:	e7ee      	b.n	800284c <_free_r+0x20>
 800286e:	001a      	movs	r2, r3
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <_free_r+0x4e>
 8002876:	42a3      	cmp	r3, r4
 8002878:	d9f9      	bls.n	800286e <_free_r+0x42>
 800287a:	6811      	ldr	r1, [r2, #0]
 800287c:	1850      	adds	r0, r2, r1
 800287e:	42a0      	cmp	r0, r4
 8002880:	d10b      	bne.n	800289a <_free_r+0x6e>
 8002882:	6820      	ldr	r0, [r4, #0]
 8002884:	1809      	adds	r1, r1, r0
 8002886:	1850      	adds	r0, r2, r1
 8002888:	6011      	str	r1, [r2, #0]
 800288a:	4283      	cmp	r3, r0
 800288c:	d1e0      	bne.n	8002850 <_free_r+0x24>
 800288e:	6818      	ldr	r0, [r3, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	1841      	adds	r1, r0, r1
 8002894:	6011      	str	r1, [r2, #0]
 8002896:	6053      	str	r3, [r2, #4]
 8002898:	e7da      	b.n	8002850 <_free_r+0x24>
 800289a:	42a0      	cmp	r0, r4
 800289c:	d902      	bls.n	80028a4 <_free_r+0x78>
 800289e:	230c      	movs	r3, #12
 80028a0:	602b      	str	r3, [r5, #0]
 80028a2:	e7d5      	b.n	8002850 <_free_r+0x24>
 80028a4:	6821      	ldr	r1, [r4, #0]
 80028a6:	1860      	adds	r0, r4, r1
 80028a8:	4283      	cmp	r3, r0
 80028aa:	d103      	bne.n	80028b4 <_free_r+0x88>
 80028ac:	6818      	ldr	r0, [r3, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	1841      	adds	r1, r0, r1
 80028b2:	6021      	str	r1, [r4, #0]
 80028b4:	6063      	str	r3, [r4, #4]
 80028b6:	6054      	str	r4, [r2, #4]
 80028b8:	e7ca      	b.n	8002850 <_free_r+0x24>
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	20000094 	.word	0x20000094

080028c0 <_malloc_r>:
 80028c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c2:	2303      	movs	r3, #3
 80028c4:	1ccd      	adds	r5, r1, #3
 80028c6:	439d      	bics	r5, r3
 80028c8:	3508      	adds	r5, #8
 80028ca:	0006      	movs	r6, r0
 80028cc:	2d0c      	cmp	r5, #12
 80028ce:	d21f      	bcs.n	8002910 <_malloc_r+0x50>
 80028d0:	250c      	movs	r5, #12
 80028d2:	42a9      	cmp	r1, r5
 80028d4:	d81e      	bhi.n	8002914 <_malloc_r+0x54>
 80028d6:	0030      	movs	r0, r6
 80028d8:	f000 f888 	bl	80029ec <__malloc_lock>
 80028dc:	4925      	ldr	r1, [pc, #148]	; (8002974 <_malloc_r+0xb4>)
 80028de:	680a      	ldr	r2, [r1, #0]
 80028e0:	0014      	movs	r4, r2
 80028e2:	2c00      	cmp	r4, #0
 80028e4:	d11a      	bne.n	800291c <_malloc_r+0x5c>
 80028e6:	4f24      	ldr	r7, [pc, #144]	; (8002978 <_malloc_r+0xb8>)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d104      	bne.n	80028f8 <_malloc_r+0x38>
 80028ee:	0021      	movs	r1, r4
 80028f0:	0030      	movs	r0, r6
 80028f2:	f000 f869 	bl	80029c8 <_sbrk_r>
 80028f6:	6038      	str	r0, [r7, #0]
 80028f8:	0029      	movs	r1, r5
 80028fa:	0030      	movs	r0, r6
 80028fc:	f000 f864 	bl	80029c8 <_sbrk_r>
 8002900:	1c43      	adds	r3, r0, #1
 8002902:	d12b      	bne.n	800295c <_malloc_r+0x9c>
 8002904:	230c      	movs	r3, #12
 8002906:	0030      	movs	r0, r6
 8002908:	6033      	str	r3, [r6, #0]
 800290a:	f000 f877 	bl	80029fc <__malloc_unlock>
 800290e:	e003      	b.n	8002918 <_malloc_r+0x58>
 8002910:	2d00      	cmp	r5, #0
 8002912:	dade      	bge.n	80028d2 <_malloc_r+0x12>
 8002914:	230c      	movs	r3, #12
 8002916:	6033      	str	r3, [r6, #0]
 8002918:	2000      	movs	r0, #0
 800291a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	1b5b      	subs	r3, r3, r5
 8002920:	d419      	bmi.n	8002956 <_malloc_r+0x96>
 8002922:	2b0b      	cmp	r3, #11
 8002924:	d903      	bls.n	800292e <_malloc_r+0x6e>
 8002926:	6023      	str	r3, [r4, #0]
 8002928:	18e4      	adds	r4, r4, r3
 800292a:	6025      	str	r5, [r4, #0]
 800292c:	e003      	b.n	8002936 <_malloc_r+0x76>
 800292e:	6863      	ldr	r3, [r4, #4]
 8002930:	42a2      	cmp	r2, r4
 8002932:	d10e      	bne.n	8002952 <_malloc_r+0x92>
 8002934:	600b      	str	r3, [r1, #0]
 8002936:	0030      	movs	r0, r6
 8002938:	f000 f860 	bl	80029fc <__malloc_unlock>
 800293c:	0020      	movs	r0, r4
 800293e:	2207      	movs	r2, #7
 8002940:	300b      	adds	r0, #11
 8002942:	1d23      	adds	r3, r4, #4
 8002944:	4390      	bics	r0, r2
 8002946:	1ac2      	subs	r2, r0, r3
 8002948:	4298      	cmp	r0, r3
 800294a:	d0e6      	beq.n	800291a <_malloc_r+0x5a>
 800294c:	1a1b      	subs	r3, r3, r0
 800294e:	50a3      	str	r3, [r4, r2]
 8002950:	e7e3      	b.n	800291a <_malloc_r+0x5a>
 8002952:	6053      	str	r3, [r2, #4]
 8002954:	e7ef      	b.n	8002936 <_malloc_r+0x76>
 8002956:	0022      	movs	r2, r4
 8002958:	6864      	ldr	r4, [r4, #4]
 800295a:	e7c2      	b.n	80028e2 <_malloc_r+0x22>
 800295c:	2303      	movs	r3, #3
 800295e:	1cc4      	adds	r4, r0, #3
 8002960:	439c      	bics	r4, r3
 8002962:	42a0      	cmp	r0, r4
 8002964:	d0e1      	beq.n	800292a <_malloc_r+0x6a>
 8002966:	1a21      	subs	r1, r4, r0
 8002968:	0030      	movs	r0, r6
 800296a:	f000 f82d 	bl	80029c8 <_sbrk_r>
 800296e:	1c43      	adds	r3, r0, #1
 8002970:	d1db      	bne.n	800292a <_malloc_r+0x6a>
 8002972:	e7c7      	b.n	8002904 <_malloc_r+0x44>
 8002974:	20000094 	.word	0x20000094
 8002978:	20000098 	.word	0x20000098

0800297c <_realloc_r>:
 800297c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800297e:	0007      	movs	r7, r0
 8002980:	000d      	movs	r5, r1
 8002982:	0016      	movs	r6, r2
 8002984:	2900      	cmp	r1, #0
 8002986:	d105      	bne.n	8002994 <_realloc_r+0x18>
 8002988:	0011      	movs	r1, r2
 800298a:	f7ff ff99 	bl	80028c0 <_malloc_r>
 800298e:	0004      	movs	r4, r0
 8002990:	0020      	movs	r0, r4
 8002992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002994:	2a00      	cmp	r2, #0
 8002996:	d103      	bne.n	80029a0 <_realloc_r+0x24>
 8002998:	f7ff ff48 	bl	800282c <_free_r>
 800299c:	0034      	movs	r4, r6
 800299e:	e7f7      	b.n	8002990 <_realloc_r+0x14>
 80029a0:	f000 f834 	bl	8002a0c <_malloc_usable_size_r>
 80029a4:	002c      	movs	r4, r5
 80029a6:	42b0      	cmp	r0, r6
 80029a8:	d2f2      	bcs.n	8002990 <_realloc_r+0x14>
 80029aa:	0031      	movs	r1, r6
 80029ac:	0038      	movs	r0, r7
 80029ae:	f7ff ff87 	bl	80028c0 <_malloc_r>
 80029b2:	1e04      	subs	r4, r0, #0
 80029b4:	d0ec      	beq.n	8002990 <_realloc_r+0x14>
 80029b6:	0029      	movs	r1, r5
 80029b8:	0032      	movs	r2, r6
 80029ba:	f7ff ff1a 	bl	80027f2 <memcpy>
 80029be:	0029      	movs	r1, r5
 80029c0:	0038      	movs	r0, r7
 80029c2:	f7ff ff33 	bl	800282c <_free_r>
 80029c6:	e7e3      	b.n	8002990 <_realloc_r+0x14>

080029c8 <_sbrk_r>:
 80029c8:	2300      	movs	r3, #0
 80029ca:	b570      	push	{r4, r5, r6, lr}
 80029cc:	4d06      	ldr	r5, [pc, #24]	; (80029e8 <_sbrk_r+0x20>)
 80029ce:	0004      	movs	r4, r0
 80029d0:	0008      	movs	r0, r1
 80029d2:	602b      	str	r3, [r5, #0]
 80029d4:	f7fd fdd0 	bl	8000578 <_sbrk>
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	d103      	bne.n	80029e4 <_sbrk_r+0x1c>
 80029dc:	682b      	ldr	r3, [r5, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d000      	beq.n	80029e4 <_sbrk_r+0x1c>
 80029e2:	6023      	str	r3, [r4, #0]
 80029e4:	bd70      	pop	{r4, r5, r6, pc}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	20000170 	.word	0x20000170

080029ec <__malloc_lock>:
 80029ec:	b510      	push	{r4, lr}
 80029ee:	4802      	ldr	r0, [pc, #8]	; (80029f8 <__malloc_lock+0xc>)
 80029f0:	f000 f814 	bl	8002a1c <__retarget_lock_acquire_recursive>
 80029f4:	bd10      	pop	{r4, pc}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	20000178 	.word	0x20000178

080029fc <__malloc_unlock>:
 80029fc:	b510      	push	{r4, lr}
 80029fe:	4802      	ldr	r0, [pc, #8]	; (8002a08 <__malloc_unlock+0xc>)
 8002a00:	f000 f80d 	bl	8002a1e <__retarget_lock_release_recursive>
 8002a04:	bd10      	pop	{r4, pc}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	20000178 	.word	0x20000178

08002a0c <_malloc_usable_size_r>:
 8002a0c:	1f0b      	subs	r3, r1, #4
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	1f18      	subs	r0, r3, #4
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	da01      	bge.n	8002a1a <_malloc_usable_size_r+0xe>
 8002a16:	580b      	ldr	r3, [r1, r0]
 8002a18:	18c0      	adds	r0, r0, r3
 8002a1a:	4770      	bx	lr

08002a1c <__retarget_lock_acquire_recursive>:
 8002a1c:	4770      	bx	lr

08002a1e <__retarget_lock_release_recursive>:
 8002a1e:	4770      	bx	lr

08002a20 <_init>:
 8002a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a26:	bc08      	pop	{r3}
 8002a28:	469e      	mov	lr, r3
 8002a2a:	4770      	bx	lr

08002a2c <_fini>:
 8002a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a32:	bc08      	pop	{r3}
 8002a34:	469e      	mov	lr, r3
 8002a36:	4770      	bx	lr
