#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc8e04198f0 .scope module, "alu1_test" "alu1_test" 2 1;
 .timescale 0 0;
v0x7fc8e0512ad0_0 .var "A", 0 0;
v0x7fc8e0512b60_0 .var "B", 0 0;
v0x7fc8e0512c40_0 .var "carryin", 0 0;
v0x7fc8e0512d10_0 .net "carryout", 0 0, L_0x7fc8e05134b0;  1 drivers
v0x7fc8e0512de0_0 .var "control", 2 0;
v0x7fc8e0512eb0_0 .net "out", 0 0, L_0x7fc8e0514970;  1 drivers
S_0x7fc8e0418490 .scope module, "a1" "alu1" 2 31, 3 21 0, S_0x7fc8e04198f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "control"
L_0x7fc8e0512f80 .functor XOR 1, v0x7fc8e0512b60_0, L_0x7fc8e0513030, C4<0>, C4<0>;
v0x7fc8e0512320_0 .net "A", 0 0, v0x7fc8e0512ad0_0;  1 drivers
v0x7fc8e0512400_0 .net "B", 0 0, v0x7fc8e0512b60_0;  1 drivers
v0x7fc8e0512490_0 .net *"_s1", 0 0, L_0x7fc8e0513030;  1 drivers
v0x7fc8e0512540_0 .net "addout", 0 0, L_0x7fc8e0513240;  1 drivers
v0x7fc8e0512610_0 .net "carryin", 0 0, v0x7fc8e0512c40_0;  1 drivers
v0x7fc8e05126e0_0 .net "carryout", 0 0, L_0x7fc8e05134b0;  alias, 1 drivers
v0x7fc8e0512770_0 .net "control", 2 0, v0x7fc8e0512de0_0;  1 drivers
v0x7fc8e0512800_0 .net "decider", 0 0, L_0x7fc8e0512f80;  1 drivers
v0x7fc8e05128b0_0 .net "logicout", 0 0, L_0x7fc8e0514450;  1 drivers
v0x7fc8e0512a40_0 .net "out", 0 0, L_0x7fc8e0514970;  alias, 1 drivers
L_0x7fc8e0513030 .part v0x7fc8e0512de0_0, 0, 1;
L_0x7fc8e0514680 .part v0x7fc8e0512de0_0, 0, 2;
L_0x7fc8e0514a60 .part v0x7fc8e0512de0_0, 2, 1;
S_0x7fc8e0404860 .scope module, "fa1" "full_adder" 3 30, 3 1 0, S_0x7fc8e0418490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc8e0513150 .functor XOR 1, v0x7fc8e0512ad0_0, L_0x7fc8e0512f80, C4<0>, C4<0>;
L_0x7fc8e0513240 .functor XOR 1, L_0x7fc8e0513150, v0x7fc8e0512c40_0, C4<0>, C4<0>;
L_0x7fc8e05132b0 .functor AND 1, v0x7fc8e0512ad0_0, L_0x7fc8e0512f80, C4<1>, C4<1>;
L_0x7fc8e05133c0 .functor AND 1, L_0x7fc8e0513150, v0x7fc8e0512c40_0, C4<1>, C4<1>;
L_0x7fc8e05134b0 .functor OR 1, L_0x7fc8e05132b0, L_0x7fc8e05133c0, C4<0>, C4<0>;
v0x7fc8e041ba40_0 .net "a", 0 0, v0x7fc8e0512ad0_0;  alias, 1 drivers
v0x7fc8e050f110_0 .net "b", 0 0, L_0x7fc8e0512f80;  alias, 1 drivers
v0x7fc8e050f1c0_0 .net "cin", 0 0, v0x7fc8e0512c40_0;  alias, 1 drivers
v0x7fc8e050f270_0 .net "cout", 0 0, L_0x7fc8e05134b0;  alias, 1 drivers
v0x7fc8e050f310_0 .net "partial_c1", 0 0, L_0x7fc8e05132b0;  1 drivers
v0x7fc8e050f3f0_0 .net "partial_c2", 0 0, L_0x7fc8e05133c0;  1 drivers
v0x7fc8e050f490_0 .net "partial_s", 0 0, L_0x7fc8e0513150;  1 drivers
v0x7fc8e050f530_0 .net "sum", 0 0, L_0x7fc8e0513240;  alias, 1 drivers
S_0x7fc8e050f650 .scope module, "lu1" "logicunit" 3 31, 4 2 0, S_0x7fc8e0418490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x7fc8e05135b0 .functor AND 1, v0x7fc8e0512ad0_0, v0x7fc8e0512b60_0, C4<1>, C4<1>;
L_0x7fc8e05136a0 .functor OR 1, v0x7fc8e0512ad0_0, v0x7fc8e0512b60_0, C4<0>, C4<0>;
L_0x7fc8e0513710 .functor NOR 1, v0x7fc8e0512ad0_0, v0x7fc8e0512b60_0, C4<0>, C4<0>;
L_0x7fc8e05131c0 .functor XOR 1, v0x7fc8e0512ad0_0, v0x7fc8e0512b60_0, C4<0>, C4<0>;
v0x7fc8e0511660_0 .net "A", 0 0, v0x7fc8e0512ad0_0;  alias, 1 drivers
v0x7fc8e0511710_0 .net "B", 0 0, v0x7fc8e0512b60_0;  alias, 1 drivers
v0x7fc8e05117a0_0 .net "control", 1 0, L_0x7fc8e0514680;  1 drivers
v0x7fc8e0511850_0 .net "out", 0 0, L_0x7fc8e0514450;  alias, 1 drivers
v0x7fc8e0511920_0 .net "w1", 0 0, L_0x7fc8e05135b0;  1 drivers
v0x7fc8e0511a30_0 .net "w2", 0 0, L_0x7fc8e05136a0;  1 drivers
v0x7fc8e0511b00_0 .net "w3", 0 0, L_0x7fc8e0513710;  1 drivers
v0x7fc8e0511bd0_0 .net "w4", 0 0, L_0x7fc8e05131c0;  1 drivers
S_0x7fc8e050f870 .scope module, "mx1" "mux4" 4 14, 5 17 0, S_0x7fc8e050f650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x7fc8e0511060_0 .net "A", 0 0, L_0x7fc8e05135b0;  alias, 1 drivers
v0x7fc8e0511100_0 .net "B", 0 0, L_0x7fc8e05136a0;  alias, 1 drivers
v0x7fc8e05111b0_0 .net "C", 0 0, L_0x7fc8e0513710;  alias, 1 drivers
v0x7fc8e0511280_0 .net "D", 0 0, L_0x7fc8e05131c0;  alias, 1 drivers
v0x7fc8e0511310_0 .net "control", 1 0, L_0x7fc8e0514680;  alias, 1 drivers
v0x7fc8e05113e0_0 .net "out", 0 0, L_0x7fc8e0514450;  alias, 1 drivers
v0x7fc8e0511470_0 .net "w1", 0 0, L_0x7fc8e0513b70;  1 drivers
v0x7fc8e0511540_0 .net "w2", 0 0, L_0x7fc8e0513ff0;  1 drivers
L_0x7fc8e0513c80 .part L_0x7fc8e0514680, 0, 1;
L_0x7fc8e0514100 .part L_0x7fc8e0514680, 0, 1;
L_0x7fc8e0514560 .part L_0x7fc8e0514680, 1, 1;
S_0x7fc8e050faf0 .scope module, "mx1" "mux2" 5 23, 5 2 0, S_0x7fc8e050f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fc8e0513880 .functor NOT 1, L_0x7fc8e0513c80, C4<0>, C4<0>, C4<0>;
L_0x7fc8e0513930 .functor AND 1, L_0x7fc8e05135b0, L_0x7fc8e0513880, C4<1>, C4<1>;
L_0x7fc8e0513a60 .functor AND 1, L_0x7fc8e05136a0, L_0x7fc8e0513c80, C4<1>, C4<1>;
L_0x7fc8e0513b70 .functor OR 1, L_0x7fc8e0513930, L_0x7fc8e0513a60, C4<0>, C4<0>;
v0x7fc8e050fd30_0 .net "A", 0 0, L_0x7fc8e05135b0;  alias, 1 drivers
v0x7fc8e050fde0_0 .net "B", 0 0, L_0x7fc8e05136a0;  alias, 1 drivers
v0x7fc8e050fe80_0 .net "control", 0 0, L_0x7fc8e0513c80;  1 drivers
v0x7fc8e050ff30_0 .net "not_control", 0 0, L_0x7fc8e0513880;  1 drivers
v0x7fc8e050ffd0_0 .net "out", 0 0, L_0x7fc8e0513b70;  alias, 1 drivers
v0x7fc8e05100b0_0 .net "wA", 0 0, L_0x7fc8e0513930;  1 drivers
v0x7fc8e0510150_0 .net "wB", 0 0, L_0x7fc8e0513a60;  1 drivers
S_0x7fc8e0510230 .scope module, "mx2" "mux2" 5 24, 5 2 0, S_0x7fc8e050f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fc8e0513d60 .functor NOT 1, L_0x7fc8e0514100, C4<0>, C4<0>, C4<0>;
L_0x7fc8e0513dd0 .functor AND 1, L_0x7fc8e0513710, L_0x7fc8e0513d60, C4<1>, C4<1>;
L_0x7fc8e0513ee0 .functor AND 1, L_0x7fc8e05131c0, L_0x7fc8e0514100, C4<1>, C4<1>;
L_0x7fc8e0513ff0 .functor OR 1, L_0x7fc8e0513dd0, L_0x7fc8e0513ee0, C4<0>, C4<0>;
v0x7fc8e0510450_0 .net "A", 0 0, L_0x7fc8e0513710;  alias, 1 drivers
v0x7fc8e05104f0_0 .net "B", 0 0, L_0x7fc8e05131c0;  alias, 1 drivers
v0x7fc8e0510590_0 .net "control", 0 0, L_0x7fc8e0514100;  1 drivers
v0x7fc8e0510640_0 .net "not_control", 0 0, L_0x7fc8e0513d60;  1 drivers
v0x7fc8e05106e0_0 .net "out", 0 0, L_0x7fc8e0513ff0;  alias, 1 drivers
v0x7fc8e05107c0_0 .net "wA", 0 0, L_0x7fc8e0513dd0;  1 drivers
v0x7fc8e0510860_0 .net "wB", 0 0, L_0x7fc8e0513ee0;  1 drivers
S_0x7fc8e0510940 .scope module, "mx3" "mux2" 5 26, 5 2 0, S_0x7fc8e050f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fc8e05141a0 .functor NOT 1, L_0x7fc8e0514560, C4<0>, C4<0>, C4<0>;
L_0x7fc8e0514210 .functor AND 1, L_0x7fc8e0513b70, L_0x7fc8e05141a0, C4<1>, C4<1>;
L_0x7fc8e0514340 .functor AND 1, L_0x7fc8e0513ff0, L_0x7fc8e0514560, C4<1>, C4<1>;
L_0x7fc8e0514450 .functor OR 1, L_0x7fc8e0514210, L_0x7fc8e0514340, C4<0>, C4<0>;
v0x7fc8e0510b70_0 .net "A", 0 0, L_0x7fc8e0513b70;  alias, 1 drivers
v0x7fc8e0510c20_0 .net "B", 0 0, L_0x7fc8e0513ff0;  alias, 1 drivers
v0x7fc8e0510cd0_0 .net "control", 0 0, L_0x7fc8e0514560;  1 drivers
v0x7fc8e0510d80_0 .net "not_control", 0 0, L_0x7fc8e05141a0;  1 drivers
v0x7fc8e0510e10_0 .net "out", 0 0, L_0x7fc8e0514450;  alias, 1 drivers
v0x7fc8e0510ee0_0 .net "wA", 0 0, L_0x7fc8e0514210;  1 drivers
v0x7fc8e0510f80_0 .net "wB", 0 0, L_0x7fc8e0514340;  1 drivers
S_0x7fc8e0511ca0 .scope module, "mx11" "mux2" 3 32, 5 2 0, S_0x7fc8e0418490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7fc8e0514720 .functor NOT 1, L_0x7fc8e0514a60, C4<0>, C4<0>, C4<0>;
L_0x7fc8e0514790 .functor AND 1, L_0x7fc8e0513240, L_0x7fc8e0514720, C4<1>, C4<1>;
L_0x7fc8e05148a0 .functor AND 1, L_0x7fc8e0514450, L_0x7fc8e0514a60, C4<1>, C4<1>;
L_0x7fc8e0514970 .functor OR 1, L_0x7fc8e0514790, L_0x7fc8e05148a0, C4<0>, C4<0>;
v0x7fc8e0511eb0_0 .net "A", 0 0, L_0x7fc8e0513240;  alias, 1 drivers
v0x7fc8e0511f40_0 .net "B", 0 0, L_0x7fc8e0514450;  alias, 1 drivers
v0x7fc8e0511fd0_0 .net "control", 0 0, L_0x7fc8e0514a60;  1 drivers
v0x7fc8e0512060_0 .net "not_control", 0 0, L_0x7fc8e0514720;  1 drivers
v0x7fc8e05120f0_0 .net "out", 0 0, L_0x7fc8e0514970;  alias, 1 drivers
v0x7fc8e05121c0_0 .net "wA", 0 0, L_0x7fc8e0514790;  1 drivers
v0x7fc8e0512250_0 .net "wB", 0 0, L_0x7fc8e05148a0;  1 drivers
    .scope S_0x7fc8e04198f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8e0512ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8e0512b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8e0512c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x7fc8e04198f0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7fc8e0512ad0_0;
    %nor/r;
    %store/vec4 v0x7fc8e0512ad0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc8e04198f0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7fc8e0512b60_0;
    %nor/r;
    %store/vec4 v0x7fc8e0512b60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc8e04198f0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x7fc8e0512c40_0;
    %nor/r;
    %store/vec4 v0x7fc8e0512c40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc8e04198f0;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "alu1_test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc8e04198f0 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc8e0512de0_0, 0, 3;
    %delay 16, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu1_tb.v";
    "alu1.v";
    "logicunit.v";
    "mux.v";
