module fancy_counter{
	input clock clk;
	input {
		async nreset;
		comb(clk) en;
	}
	output unsigned {
		sync(clk)<16> data;
		comb(clk)<16> fancy_data;	
	}
}

impl fancy_counter{
	register counter{
		clk, nreset, en,
		next: (data + 1u1)[0:15],
		data,
	};

	sync(clk) auto counter_last;
	register delayed{
		clk, nreset, en,
		next: data,
		data: counter_last
	};

	fancy_data = match (data) {
		0 => 17,
		1 => 1287,
		17 => 2137,
		default => ((counter_last ^ data) + data)[0:15],
	};
}

