// Seed: 1707214408
module module_0 (
    output wire id_0,
    output wand id_1
);
  assign id_1 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    input wor id_7,
    output uwire id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15,
    output tri id_16,
    output supply0 id_17
);
  assign id_8 = 1 == 1 ? 1'b0 : {id_2, 1};
  module_0 modCall_1 (
      id_15,
      id_16
  );
endmodule
