vendor_name = ModelSim
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/machine_code.txt
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/top_level.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/reg_file.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/PC_Controller.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/PC.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/MUX2x1.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/instr_ROM.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/immediate_Controller.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/decoder.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/dat_mem.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/Control.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/src/alu.sv
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/db/top_level.cmp.rdb
source_file = 1, machine_code.txt
source_file = 1, C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/db/top_level.cbx.xml
design_name = top_level
instance = comp, \done~output , done~output, top_level, 1
instance = comp, \clk~input , clk~input, top_level, 1
instance = comp, \reset~input , reset~input, top_level, 1
instance = comp, \req~input , req~input, top_level, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
