//
// Generated (version 2022.1<build 99559>) at Fri May 12 01:22:50 2023
//

module ipsxb_ddrphy_data_slice_v1_4
(
    input [7:0] dll_step,
    input ddrphy_clkin,
    input ddrphy_ioclk,
    output dm,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire ddrphy_dgts;
    wire ddrphy_read_valid;
    wire [7:0] dq_in;
    wire [1:0] dqs_drift;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire rdel_ov;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (1'b0),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b1),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq8
(
    input [7:0] dll_step,
    input ddrphy_clkin,
    input ddrphy_ioclk,
    output dm,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire ddrphy_dgts;
    wire ddrphy_read_valid;
    wire [7:0] dq_in;
    wire [1:0] dqs_drift;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire rdel_ov;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (1'b0),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b1),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq10
(
    input [7:0] dll_step,
    input ddrphy_clkin,
    input ddrphy_ioclk,
    output dm,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire ddrphy_dgts;
    wire ddrphy_read_valid;
    wire [7:0] dq_in;
    wire [1:0] dqs_drift;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire rdel_ov;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (1'b0),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b1),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802


endmodule


module ipsxb_ddrphy_data_slice_v1_4_unq12
(
    input [7:0] dll_step,
    input ddrphy_clkin,
    input ddrphy_ioclk,
    output dm,
    inout [7:0] dq,
    inout dqs,
    inout dqs_n
);
    wire ddrphy_dgts;
    wire ddrphy_read_valid;
    wire [7:0] dq_in;
    wire [1:0] dqs_drift;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqs_in;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire dqsi_del;
    wire dqso;
    wire dqst;
    wire [2:0] ififo_raddr;
    wire [2:0] ififo_waddr;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire ioclk_dm;
    wire [7:0] pado;
    wire pado_dm;
    wire [7:0] padt;
    wire padt_dm;
    wire rdel_ov;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk;
(* PAP_TIM_MASK_CLOCK_ATTR="TRUE" *)    wire wclk_del;

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[0].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[0].u_iobuf_dq  (
            .IO (dq[0]),
            .O (dq_in[0]),
            .I (pado[0]),
            .T (padt[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[0].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[0].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[0]),
            .TQ (padt[0]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[1].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[1].u_iobuf_dq  (
            .IO (dq[1]),
            .O (dq_in[1]),
            .I (pado[1]),
            .T (padt[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[1].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[1].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[1]),
            .TQ (padt[1]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[2].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[2].u_iobuf_dq  (
            .IO (dq[2]),
            .O (dq_in[2]),
            .I (pado[2]),
            .T (padt[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[2].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[2].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[2]),
            .TQ (padt[2]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[3].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[3].u_iobuf_dq  (
            .IO (dq[3]),
            .O (dq_in[3]),
            .I (pado[3]),
            .T (padt[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[3].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[3].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[3]),
            .TQ (padt[3]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[4].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[4].u_iobuf_dq  (
            .IO (dq[4]),
            .O (dq_in[4]),
            .I (pado[4]),
            .T (padt[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[4].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[4].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[4]),
            .TQ (padt[4]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[5].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[5].u_iobuf_dq  (
            .IO (dq[5]),
            .O (dq_in[5]),
            .I (pado[5]),
            .T (padt[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[5].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[5].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[5]),
            .TQ (padt[5]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[6].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[6].u_iobuf_dq  (
            .IO (dq[6]),
            .O (dq_in[6]),
            .I (pado[6]),
            .T (padt[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[6].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[6].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[6]),
            .TQ (padt[6]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    (* PAP_DONT_TOUCH *) GTP_IOBUF /* \dq_loop[7].u_iobuf_dq  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \dq_loop[7].u_iobuf_dq  (
            .IO (dq[7]),
            .O (dq_in[7]),
            .I (pado[7]),
            .T (padt[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:752

    GTP_OSERDES /* \dq_loop[7].u_oserdes_dq  */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        \dq_loop[7].u_oserdes_dq  (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (pado[7]),
            .TQ (padt[7]),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:740

    GTP_DDC_E1 /* u_ddc_dqs */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        u_ddc_dqs (
            .DQS_DRIFT (dqs_drift),
            .IFIFO_RADDR (ififo_raddr),
            .IFIFO_WADDR (ififo_waddr),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (ddrphy_dgts),
            .DQSI_DELAY (dqsi_del),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_dm),
            .RDELAY_OB (rdel_ov),
            .READ_VALID (ddrphy_read_valid),
            .WCLK (wclk),
            .WCLK_DELAY (wclk_del),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk),
            .CLKA_GATE (1'b0),
            .CLKB (ddrphy_clkin),
            .DQSI (dqs_in),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b1),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b1),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:672

    (* PAP_DONT_TOUCH *) GTP_IOBUFCO /* u_iobufco_dqs */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        u_iobufco_dqs (
            .IO (dqs),
            .IOB (dqs_n),
            .O (dqs_in),
            .I (dqso),
            .T (dqst));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:723

    GTP_OSERDES /* u_oserdes_dm */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dm (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_dm),
            .TQ (padt_dm),
            .OCLK (wclk_del),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:791

    GTP_OSERDES /* u_oserdes_dqs */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_dqs (
            .DI ({1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1}),
            .TI ({1'b1, 1'b1, 1'b1, 1'b1}),
            .DO (dqso),
            .TQ (dqst),
            .OCLK (wclk),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:712

    GTP_OUTBUFT /* u_outbuft_dm */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_dm (
            .O (dm),
            .I (pado_dm),
            .T (padt_dm));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp:802


endmodule


module ipsxb_ddrphy_slice_top_v1_4
(
    input [8:0] ddrphy_ioclk,
    input [7:0] dll_step,
    input ddrphy_clkin,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire [3:0] ioclk_ca;
    wire [14:0] pado_mem_a;
    wire [2:0] pado_mem_ba;
    wire pado_mem_cas_n;
    wire pado_mem_ck;
    wire pado_mem_cke;
    wire pado_mem_cs_n;
    wire pado_mem_odt;
    wire pado_mem_ras_n;
    wire pado_mem_we_n;
    wire [14:0] padt_mem_a;
    wire [2:0] padt_mem_ba;
    wire padt_mem_cas_n;
    wire padt_mem_ck;
    wire padt_mem_cke;
    wire padt_mem_cs_n;
    wire padt_mem_odt;
    wire padt_mem_ras_n;
    wire padt_mem_we_n;
    wire [3:0] wclk_ca;
    wire \i_ca_group[0].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[0].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[1].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[1].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[2].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[2].u_ddc_ca_IFIFO_WADDR[2]_floating ;
    wire \i_ca_group[3].u_ddc_ca_DQS_DRIFT[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_DQS_DRIFT[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_RADDR[2]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[0]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[1]_floating ;
    wire \i_ca_group[3].u_ddc_ca_IFIFO_WADDR[2]_floating ;

    GTP_DDC_E1 /* \i_ca_group[0].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[0].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[0]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[0]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[6]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[1].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[1].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[1]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[1]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[0]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[2].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[2].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[2]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[2]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[6]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    GTP_DDC_E1 /* \i_ca_group[3].u_ddc_ca  */ #(
            .GRS_EN("FALSE"), 
            .DDC_MODE("QUAD_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("TRUE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        \i_ca_group[3].u_ddc_ca  (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DELAY_STEP1 (dll_step),
            .DQS_GATE_CTRL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .READ_CLK_CTRL ({1'b0, 1'b0, 1'b0}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (ioclk_ca[3]),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (wclk_ca[3]),
            .WCLK_DELAY (),
            .WDELAY_OB (),
            .CLKA (ddrphy_ioclk[0]),
            .CLKA_GATE (1'b1),
            .CLKB (ddrphy_clkin),
            .DQSI (),
            .GATE_IN (),
            .RST (1'b1),
            .RST_TRAINING_N (1'b0),
            .R_DIRECTION (1'b0),
            .R_LOAD_N (1'b0),
            .R_MOVE (1'b0),
            .W_DIRECTION (1'b0),
            .W_LOAD_N (1'b0),
            .W_MOVE (1'b0));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:687

    ipsxb_ddrphy_data_slice_v1_4 \i_dqs_group[0].u_ddrphy_data_slice  (
            .dq ({mem_dq[7], mem_dq[6], mem_dq[5], mem_dq[4], mem_dq[3], mem_dq[2], mem_dq[1], mem_dq[0]}),
            .dll_step (dll_step),
            .dqs (mem_dqs[0]),
            .dqs_n (mem_dqs_n[0]),
            .dm (mem_dm[0]),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_ioclk (ddrphy_ioclk[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq8 \i_dqs_group[1].u_ddrphy_data_slice  (
            .dq ({mem_dq[15], mem_dq[14], mem_dq[13], mem_dq[12], mem_dq[11], mem_dq[10], mem_dq[9], mem_dq[8]}),
            .dll_step (dll_step),
            .dqs (mem_dqs[1]),
            .dqs_n (mem_dqs_n[1]),
            .dm (mem_dm[1]),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_ioclk (ddrphy_ioclk[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq10 \i_dqs_group[2].u_ddrphy_data_slice  (
            .dq ({mem_dq[23], mem_dq[22], mem_dq[21], mem_dq[20], mem_dq[19], mem_dq[18], mem_dq[17], mem_dq[16]}),
            .dll_step (dll_step),
            .dqs (mem_dqs[2]),
            .dqs_n (mem_dqs_n[2]),
            .dm (mem_dm[2]),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_ioclk (ddrphy_ioclk[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    ipsxb_ddrphy_data_slice_v1_4_unq12 \i_dqs_group[3].u_ddrphy_data_slice  (
            .dq ({mem_dq[31], mem_dq[30], mem_dq[29], mem_dq[28], mem_dq[27], mem_dq[26], mem_dq[25], mem_dq[24]}),
            .dll_step (dll_step),
            .dqs (mem_dqs[3]),
            .dqs_n (mem_dqs_n[3]),
            .dm (mem_dm[3]),
            .ddrphy_clkin (ddrphy_clkin),
            .ddrphy_ioclk (ddrphy_ioclk[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:546

    GTP_OSERDES /* u_oserdes_addr_0 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_0 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[0]),
            .TQ (padt_mem_a[0]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:817

    GTP_OSERDES /* u_oserdes_addr_1 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_1 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[1]),
            .TQ (padt_mem_a[1]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1121

    GTP_OSERDES /* u_oserdes_addr_2 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_2 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[2]),
            .TQ (padt_mem_a[2]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:991

    GTP_OSERDES /* u_oserdes_addr_3 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_3 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[3]),
            .TQ (padt_mem_a[3]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:880

    GTP_OSERDES /* u_oserdes_addr_4 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_4 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[4]),
            .TQ (padt_mem_a[4]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1226

    GTP_OSERDES /* u_oserdes_addr_5 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_5 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[5]),
            .TQ (padt_mem_a[5]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:838

    GTP_OSERDES /* u_oserdes_addr_6 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_6 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[6]),
            .TQ (padt_mem_a[6]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1012

    GTP_OSERDES /* u_oserdes_addr_7 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_7 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[7]),
            .TQ (padt_mem_a[7]),
            .OCLK (wclk_ca[3]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1205

    GTP_OSERDES /* u_oserdes_addr_8 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_8 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[8]),
            .TQ (padt_mem_a[8]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1033

    GTP_OSERDES /* u_oserdes_addr_9 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_9 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[9]),
            .TQ (padt_mem_a[9]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1100

    GTP_OSERDES /* u_oserdes_addr_10 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_10 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[10]),
            .TQ (padt_mem_a[10]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1142

    GTP_OSERDES /* u_oserdes_addr_11 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_11 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[11]),
            .TQ (padt_mem_a[11]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1163

    GTP_OSERDES /* u_oserdes_addr_12 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_12 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[12]),
            .TQ (padt_mem_a[12]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:859

    GTP_OSERDES /* u_oserdes_addr_13 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_13 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[13]),
            .TQ (padt_mem_a[13]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1249

    GTP_OSERDES /* u_oserdes_addr_14 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_addr_14 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_a[14]),
            .TQ (padt_mem_a[14]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1078

    GTP_OSERDES /* u_oserdes_ba0 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba0 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[0]),
            .TQ (padt_mem_ba[0]),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:796

    GTP_OSERDES /* u_oserdes_ba1 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba1 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[1]),
            .TQ (padt_mem_ba[1]),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1184

    GTP_OSERDES /* u_oserdes_ba2 */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ba2 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ba[2]),
            .TQ (padt_mem_ba[2]),
            .OCLK (wclk_ca[2]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:925

    GTP_OSERDES /* u_oserdes_casn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_casn (
            .DI ({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cas_n),
            .TQ (padt_mem_cas_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1055

    GTP_OSERDES /* u_oserdes_ck */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_ck (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ck),
            .TQ (padt_mem_ck),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:903

    GTP_OSERDES /* u_oserdes_cke */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_cke (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cke),
            .TQ (padt_mem_cke),
            .OCLK (wclk_ca[0]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:775

    GTP_OSERDES /* u_oserdes_csn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_csn (
            .DI ({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_cs_n),
            .TQ (padt_mem_cs_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:730

    GTP_OSERDES /* u_oserdes_odt */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_odt (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_odt),
            .TQ (padt_mem_odt),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:753

    GTP_OSERDES /* u_oserdes_rasn */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_rasn (
            .DI ({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_ras_n),
            .TQ (padt_mem_ras_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:970

    GTP_OSERDES /* u_oserdes_wen */ #(
            .OSERDES_MODE("OMSER8"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        u_oserdes_wen (
            .DI ({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (pado_mem_we_n),
            .TQ (padt_mem_we_n),
            .OCLK (wclk_ca[1]),
            .RCLK (ddrphy_clkin),
            .RST (1'b1),
            .SERCLK (ioclk_ca[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:947

    GTP_OUTBUFT /* u_outbuft_addr_0 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_0 (
            .O (mem_a[0]),
            .I (pado_mem_a[0]),
            .T (padt_mem_a[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:828

    GTP_OUTBUFT /* u_outbuft_addr_1 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_1 (
            .O (mem_a[1]),
            .I (pado_mem_a[1]),
            .T (padt_mem_a[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1132

    GTP_OUTBUFT /* u_outbuft_addr_2 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_2 (
            .O (mem_a[2]),
            .I (pado_mem_a[2]),
            .T (padt_mem_a[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1002

    GTP_OUTBUFT /* u_outbuft_addr_3 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_3 (
            .O (mem_a[3]),
            .I (pado_mem_a[3]),
            .T (padt_mem_a[3]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:891

    GTP_OUTBUFT /* u_outbuft_addr_4 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_4 (
            .O (mem_a[4]),
            .I (pado_mem_a[4]),
            .T (padt_mem_a[4]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1237

    GTP_OUTBUFT /* u_outbuft_addr_5 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_5 (
            .O (mem_a[5]),
            .I (pado_mem_a[5]),
            .T (padt_mem_a[5]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:849

    GTP_OUTBUFT /* u_outbuft_addr_6 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_6 (
            .O (mem_a[6]),
            .I (pado_mem_a[6]),
            .T (padt_mem_a[6]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1023

    GTP_OUTBUFT /* u_outbuft_addr_7 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_7 (
            .O (mem_a[7]),
            .I (pado_mem_a[7]),
            .T (padt_mem_a[7]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1216

    GTP_OUTBUFT /* u_outbuft_addr_8 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_8 (
            .O (mem_a[8]),
            .I (pado_mem_a[8]),
            .T (padt_mem_a[8]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1044

    GTP_OUTBUFT /* u_outbuft_addr_9 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_9 (
            .O (mem_a[9]),
            .I (pado_mem_a[9]),
            .T (padt_mem_a[9]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1111

    GTP_OUTBUFT /* u_outbuft_addr_10 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_10 (
            .O (mem_a[10]),
            .I (pado_mem_a[10]),
            .T (padt_mem_a[10]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1153

    GTP_OUTBUFT /* u_outbuft_addr_11 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_11 (
            .O (mem_a[11]),
            .I (pado_mem_a[11]),
            .T (padt_mem_a[11]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1174

    GTP_OUTBUFT /* u_outbuft_addr_12 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_12 (
            .O (mem_a[12]),
            .I (pado_mem_a[12]),
            .T (padt_mem_a[12]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:870

    GTP_OUTBUFT /* u_outbuft_addr_13 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_13 (
            .O (mem_a[13]),
            .I (pado_mem_a[13]),
            .T (padt_mem_a[13]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1260

    GTP_OUTBUFT /* u_outbuft_addr_14 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_addr_14 (
            .O (mem_a[14]),
            .I (pado_mem_a[14]),
            .T (padt_mem_a[14]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1089

    GTP_OUTBUFT /* u_outbuft_ba0 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba0 (
            .O (mem_ba[0]),
            .I (pado_mem_ba[0]),
            .T (padt_mem_ba[0]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:807

    GTP_OUTBUFT /* u_outbuft_ba1 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba1 (
            .O (mem_ba[1]),
            .I (pado_mem_ba[1]),
            .T (padt_mem_ba[1]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1195

    GTP_OUTBUFT /* u_outbuft_ba2 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_ba2 (
            .O (mem_ba[2]),
            .I (pado_mem_ba[2]),
            .T (padt_mem_ba[2]));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:936

    GTP_OUTBUFT /* u_outbuft_casn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_casn (
            .O (mem_cas_n),
            .I (pado_mem_cas_n),
            .T (padt_mem_cas_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:1066

    GTP_OUTBUFT /* u_outbuft_cke */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_cke (
            .O (mem_cke),
            .I (pado_mem_cke),
            .T (padt_mem_cke));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:786

    GTP_OUTBUFT /* u_outbuft_csn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_csn (
            .O (mem_cs_n),
            .I (pado_mem_cs_n),
            .T (padt_mem_cs_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:741

    GTP_OUTBUFT /* u_outbuft_odt */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_odt (
            .O (mem_odt),
            .I (pado_mem_odt),
            .T (padt_mem_odt));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:764

    GTP_OUTBUFT /* u_outbuft_rasn */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_rasn (
            .O (mem_ras_n),
            .I (pado_mem_ras_n),
            .T (padt_mem_ras_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:981

    GTP_OUTBUFT /* u_outbuft_wen */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        u_outbuft_wen (
            .O (mem_we_n),
            .I (pado_mem_we_n),
            .T (padt_mem_we_n));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:958

    GTP_OUTBUFTCO /* u_outbuftco_ck */ #(
            .IOSTANDARD("DEFAULT"))
        u_outbuftco_ck (
            .O (mem_ck),
            .OB (mem_ck_n),
            .I (pado_mem_ck),
            .T (padt_mem_ck));
	// ../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:914


endmodule


module DDR_IPC_ddrphy_top
(
    input [8:0] ddrphy_ioclk,
    input ddrphy_clkin,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire dll_lock;
    wire [7:0] dll_step;

    GTP_DLL /* I_GTP_DLL */ #(
            .GRS_EN("FALSE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        I_GTP_DLL (
            .DELAY_STEP (dll_step),
            .LOCK (dll_lock),
            .CLKIN (ddrphy_ioclk[3]),
            .PWD (1'b0),
            .RST (1'b1),
            .UPDATE_N (1'b0));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:249

    ipsxb_ddrphy_slice_top_v1_4 ddrphy_slice_top (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .ddrphy_ioclk ({1'bz, 1'bz, ddrphy_ioclk[6], 1'bz, 1'bz, ddrphy_ioclk[3], 1'bz, 1'bz, ddrphy_ioclk[0]}),
            .dll_step (dll_step),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC_ddrphy_top.v:417


endmodule


module ipsxb_ddrphy_pll_v1_0
(
    input clkin1,
    output clkout0
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

(* PAP_LOC="PLL_158_199" *)    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(1), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(8), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(4), 
            .STATIC_RATIOF(16), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(8), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(4), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b1),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b1),
            .RSTODIV (1'b0));
	// ../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v:235
	// SDC constraint : (object CLKOUT0) (id 1004) (clock clkout2) (11 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object CLKOUT1) (id 1003) (clock ioclk1) (10 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)


endmodule


module ipsxb_ddrphy_pll_v1_0_unq4
(
    input clkin1,
    output clkout0
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

(* PAP_LOC="PLL_158_179" *)    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(1), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(8), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(4), 
            .STATIC_RATIOF(16), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(8), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(4), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b1),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b1),
            .RSTODIV (1'b0));
	// ../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v:235
	// SDC constraint : (object CLKOUT0) (id 1002) (clock ioclk0) (9 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)


endmodule


module DDR_IPC
(
    input ref_clk,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);
    wire ddrphy_clkin;
    wire [1:0] ddrphy_ioclk_source;
    wire [2:0] ioclk;
    wire pll_clkin;

    GTP_IOCLKDIV /* I_GTP_CLKDIV */ #(
            .GRS_EN("FALSE"), 
            .DIV_FACTOR("4"))
        I_GTP_CLKDIV (
            .CLKDIVOUT (ddrphy_clkin),
            .CLKIN (ddrphy_ioclk_source[0]),
            .RST_N (1'b0));
	// ../ipcore/DDR_IPC/DDR_IPC.v:343
	// SDC constraint : (object CLKDIVOUT) (id 1001) (clock ddrphy_clk_in) (8 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_0 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_0 (
            .CLKOUT (ioclk[0]),
            .CLKIN (ddrphy_ioclk_source[0]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:318

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_1 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_1 (
            .CLKOUT (ioclk[1]),
            .CLKIN (ddrphy_ioclk_source[0]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:326

    GTP_IOCLKBUF /* I_GTP_IOCLKBUF_2 */ #(
            .GATE_EN("TRUE"))
        I_GTP_IOCLKBUF_2 (
            .CLKOUT (ioclk[2]),
            .CLKIN (ddrphy_ioclk_source[1]),
            .DI (1'b1));
	// ../ipcore/DDR_IPC/DDR_IPC.v:334

    GTP_CLKBUFG u_clkbufg (
            .CLKOUT (pll_clkin),
            .CLKIN (ref_clk));
	// ../ipcore/DDR_IPC/DDR_IPC.v:274

    DDR_IPC_ddrphy_top u_ddrphy_top (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .ddrphy_ioclk ({1'bz, 1'bz, ioclk[2], 1'bz, 1'bz, ioclk[1], 1'bz, 1'bz, ioclk[0]}),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .ddrphy_clkin (ddrphy_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC.v:462

    ipsxb_ddrphy_pll_v1_0 u_ipsxb_ddrphy_pll_0 (
            .clkout0 (ddrphy_ioclk_source[0]),
            .clkin1 (pll_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC.v:290

    ipsxb_ddrphy_pll_v1_0_unq4 u_ipsxb_ddrphy_pll_1 (
            .clkout0 (ddrphy_ioclk_source[1]),
            .clkin1 (pll_clkin));
	// ../ipcore/DDR_IPC/DDR_IPC.v:308


endmodule


module axi_ctrl
(
    input sys_clk,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_we_n,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n
);

    DDR_IPC HMIC_S_inst (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .ref_clk (sys_clk));
	// ../source/DDR/axi_ctrl.v:138


endmodule


module iic_dri
(

);


endmodule


module iic_dri_unq4
(

);


endmodule


module ms7200_ctl
(

);


endmodule


module ms72xx_ctl
(
    input _N0,
    input _N1
);

    iic_dri iic_dri_rx (
);
	// ../source/HDMI/ms72xx_ctl.v:129

    iic_dri_unq4 iic_dri_tx (
);
	// ../source/HDMI/ms72xx_ctl.v:164

    ms7200_ctl ms7200_ctl (
);
	// ../source/HDMI/ms72xx_ctl.v:76


endmodule


module PLL_top
(
    input clkin1,
    output clkout1
);
    wire clkout0;
    wire clkout0_2pad;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(5), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(104), 
            .STATIC_RATIO1(7), 
            .STATIC_RATIO2(4), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(104), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(104), 
            .STATIC_DUTY1(7), 
            .STATIC_DUTY2(4), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("LOW"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/PLL_top/PLL_top.v:232
	// SDC constraint : (object CLKOUT0) (id 1013) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred) (inferred)
	// SDC constraint : (object CLKOUT1) (id 1010) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred) (inferred)


endmodule


module top
(
    input [7:0] b_in,
    input [7:0] g_in,
    input [7:0] r_in,
    input de_in,
    input hs_in,
    input pixclk_in,
    input sys_clk,
    input sys_rst_n,
    input vs_in,
    output [7:0] b_out,
    output [7:0] g_out,
    output [3:0] led,
    output [14:0] mem_a,
    output [2:0] mem_ba,
    output [3:0] mem_dm,
    output [7:0] r_out,
    output de_out,
    output hs_out,
    output iic_scl,
    output iic_tx_scl,
    output init_done,
    output mem_cas_n,
    output mem_ck,
    output mem_ck_n,
    output mem_cke,
    output mem_cs_n,
    output mem_odt,
    output mem_ras_n,
    output mem_rst_n,
    output mem_we_n,
    output pixclk_out,
    output vs_out,
    inout [31:0] mem_dq,
    inout [3:0] mem_dqs,
    inout [3:0] mem_dqs_n,
    inout iic_sda,
    inout iic_tx_sda
);
	// SDC constraint : (object pixclk_in) (id 1011) (clock top|pixclk_in) (inferred)
	// SDC constraint : (object sys_clk) (id 1000) (clock sys_clk) (7 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1001) (clock ddrphy_clk_in) (8 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1002) (clock ioclk0) (9 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1003) (clock ioclk1) (10 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1004) (clock clkout2) (11 : F:/PDS_DEMO/ObjectRecognition/source/fdc/a.fdc)
	// SDC constraint : (object sys_clk) (id 1010) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred) (inferred)
	// SDC constraint : (object sys_clk) (id 1013) (clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred) (inferred)
    wire _N0;
    wire _N1;
    wire nt_pixclk_out;
    wire nt_sys_clk;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    axi_ctrl axi_ctrl_inst (
            .mem_dq (mem_dq),
            .mem_dqs (mem_dqs),
            .mem_dqs_n (mem_dqs_n),
            .mem_a (mem_a),
            .mem_ba (mem_ba),
            .mem_dm (mem_dm),
            .mem_cas_n (mem_cas_n),
            .mem_ck (mem_ck),
            .mem_ck_n (mem_ck_n),
            .mem_cke (mem_cke),
            .mem_cs_n (mem_cs_n),
            .mem_odt (mem_odt),
            .mem_ras_n (mem_ras_n),
            .mem_we_n (mem_we_n),
            .sys_clk (nt_sys_clk));
	// ../source/top.v:145

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[0]  (
            .O (b_out[0]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[1]  (
            .O (b_out[1]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[2]  (
            .O (b_out[2]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="T22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[3]  (
            .O (b_out[3]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[4]  (
            .O (b_out[4]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[5]  (
            .O (b_out[5]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[6]  (
            .O (b_out[6]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="P19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \b_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \b_out_obuf[7]  (
            .O (b_out[7]),
            .I (1'b0));
	// ../source/top.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* de_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        de_out_obuf (
            .O (de_out),
            .I (1'b0));
	// ../source/top.v:30

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[0]  (
            .O (g_out[0]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[1]  (
            .O (g_out[1]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[2]  (
            .O (g_out[2]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[3]  (
            .O (g_out[3]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[4]  (
            .O (g_out[4]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[5]  (
            .O (g_out[5]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[6]  (
            .O (g_out[6]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="L17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \g_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \g_out_obuf[7]  (
            .O (g_out[7]),
            .I (1'b0));
	// ../source/top.v:32

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* hs_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        hs_out_obuf (
            .O (hs_out),
            .I (1'b0));
	// ../source/top.v:29

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="V19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* iic_scl_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iic_scl_obuf (
            .O (iic_scl),
            .I (1'b1));
	// ../source/top.v:36

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="P17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* iic_tx_scl_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iic_tx_scl_obuf (
            .O (iic_tx_scl),
            .I (1'b1));
	// ../source/top.v:25

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="B2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* init_done_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        init_done_obuf (
            .O (init_done),
            .I (1'b0));
	// ../source/top.v:6

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[0]  (
            .O (led[0]),
            .I (1'b0));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F7", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[1]  (
            .O (led[1]),
            .I (1'b0));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="A5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[2]  (
            .O (led[2]),
            .I (1'b0));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \led_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_obuf[3]  (
            .O (led[3]),
            .I (1'b0));
	// ../source/top.v:48

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C1", PAP_IO_VCCIO="1.5", PAP_IO_STANDARD="HSTL15_I", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* mem_rst_n_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        mem_rst_n_obuf (
            .O (mem_rst_n),
            .I (1'b0));
	// ../source/top.v:8

    ms72xx_ctl ms72xx_ctl (
            ._N0 (_N0),
            ._N1 (_N1));
	// ../source/top.v:90

(* PAP_IO_DIRECTION="INOUT", PAP_IO_LOC="V20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_IOBUF /* \ms72xx_ctl.iic_sda_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \ms72xx_ctl.iic_sda_tri  (
            .IO (iic_sda),
            .O (_N0),
            .I (1'b1),
            .T (1'b0));
	// ../source/top.v:37

(* PAP_IO_DIRECTION="INOUT", PAP_IO_LOC="P18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_IOBUF /* \ms72xx_ctl.iic_tx_sda_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \ms72xx_ctl.iic_tx_sda_tri  (
            .IO (iic_tx_sda),
            .O (_N1),
            .I (1'b1),
            .T (1'b0));
	// ../source/top.v:26

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* pixclk_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        pixclk_out_obuf (
            .O (pixclk_out),
            .I (nt_pixclk_out));
	// ../source/top.v:27

    PLL_top pll_top_inst (
            .clkout1 (nt_pixclk_out),
            .clkin1 (nt_sys_clk));
	// ../source/top.v:185

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[0]  (
            .O (r_out[0]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="N19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[1]  (
            .O (r_out[1]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="J22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[2]  (
            .O (r_out[2]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="J20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[3]  (
            .O (r_out[3]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="K22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[4]  (
            .O (r_out[4]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[5]  (
            .O (r_out[5]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[6]  (
            .O (r_out[6]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H19", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \r_out_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \r_out_obuf[7]  (
            .O (r_out[7]),
            .I (1'b0));
	// ../source/top.v:31

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../source/top.v:4

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="W20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* vs_out_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        vs_out_obuf (
            .O (vs_out),
            .I (1'b0));
	// ../source/top.v:28


endmodule

