/*
 * APT_VPT.h
 *
 * Created: 5/18/2017 2:41:30 PM
 *  Author: VarunK
 */ 


#ifndef APT_VPT_H_
#define APT_VPT_H_
#define ADS1120_RESET         0b00000110
#define ADS1120_START_OR_SYNC 0b00001000
#define ADS1120_POWERDOWN     0b00000010
#define ADS1120_RDATA         0b00010000

#define  ADS1120_RREG_START_REG_ADR_Pos 2
#define  ADS1120_RREG_START_REG_ADR_MSK (0x3u << ADS1120_RREG_START_REG_ADR_Pos)
#define  ADS1120_RREG_START_REG_ADR(value) ((ADS1120_RREG_START_REG_ADR_MSK & ((value) << ADS1120_RREG_START_REG_ADR_Pos)))
#define  ADS1120_RREG_NO_OF_BYTES_Pos 0
#define  ADS1120_RREG_NO_OF_BYTES_MSK (0x3u << ADS1120_RREG_NO_OF_BYTES_Pos)
#define  ADS1120_RREG_NO_OF_BYTES(value) ((ADS1120_RREG_NO_OF_BYTES_MSK & ((value) << ADS1120_RREG_NO_OF_BYTES_Pos)))
#define  ADS1120_RREG_COMMAND  0b00100000

#define  ADS1120_WREG_START_REG_ADR_Pos 2
#define  ADS1120_WREG_START_REG_ADR_MSK (0x3u << ADS1120_RREG_START_REG_ADR_Pos)
#define  ADS1120_WREG_START_REG_ADR(value) ((ADS1120_RREG_START_REG_ADR_MSK & ((value) << ADS1120_RREG_START_REG_ADR_Pos)))
#define  ADS1120_WREG_NO_OF_BYTES_Pos 0
#define  ADS1120_WREG_NO_OF_BYTES_MSK (0x3u << ADS1120_WREG_NO_OF_BYTES_Pos)
#define  ADS1120_WREG_NO_OF_BYTES(value) ((ADS1120_WREG_NO_OF_BYTES_MSK & ((value) << ADS1120_WREG_NO_OF_BYTES_Pos)))
#define  ADS1120_WREG_COMMAND  0b01000000

/****CONFIG_REG0 STARTS HERE*/
#define   ADS1120_CONFIG_REG0_PGA_BYPASS  (0x1u << 0)


#define   ADS1120_CONFIG_REG0_GAIN_POS 1
#define   ADS1120_CONFIG_REG0_GAIN_MSK (0X7u << ADS1120_CONFIG_REG0_GAIN_POS )
#define   ADS1120_CONFIG_REG0_GAIN(value)  ((ADS1120_CONFIG_REG0_GAIN_MSK & ((value) << ADS1120_CONFIG_REG0_GAIN_POS)))

typedef enum {
	ADS1120_DEVICE_GAIN_1,
	ADS1120_DEVICE_GAIN_2,
	ADS1120_DEVICE_GAIN_4,
	ADS1120_DEVICE_GAIN_8,
	ADS1120_DEVICE_GAIN_16,
	ADS1120_DEVICE_GAIN_32,
	ADS1120_DEVICE_GAIN_64,
	ADS1120_DEVICE_GAIN_128,
}ADS1120__GAIN_TYPE;

#define   ADS1120_CONFIG_REG0_MUX_POS 4
#define   ADS1120_CONFIG_REG0_MUX_MSK (0X3u << ADS1120_CONFIG_REG0_MUX_POS )
#define   ADS1120_CONFIG_REG0_MUX(value)  ((ADS1120_CONFIG_REG0_MUX_MSK & ((value) << ADS1120_CONFIG_REG0_MUX_POS)))

typedef enum {
	ADS1120_MUX_AIN0_AIN1,
	ADS1120_MUX_AIN0_AIN2,
	ADS1120_MUX_AIN0_AIN3,
	ADS1120_MUX_AIN1_AIN2,
	ADS1120_MUX_AIN1_AIN3,
	ADS1120_MUX_AIN2_AIN3,
	ADS1120_MUX_AIN1_AIN0,
	ADS1120_MUX_AIN3_AIN2,
	ADS1120_MUX_AIN0_AVSS,
	ADS1120_MUX_AIN1_AVSS,
	ADS1120_MUX_AIN2_AVSS,
	ADS1120_MUX_AIN3_AVSS,
	ADS1120_MUX_V_REFPx_M_V_REFNx_D_4,
	ADS1120_MUX_AVDD_M_AVSS_D_4,
	ADS1120_MUX_AINP_AND_AINN_shorted_AVDD_A_AVSS
}ADS1120_MUX_TYPE;



/****CONFIG_REG0 ENDS HERE*/


/****CONFIG_REG1 STARTS HERE*/
#define   ADS1120_CONFIG_REG1_BCS  (0x1u << 0)
#define   ADS1120_CONFIG_REG1_TS   (0x1u << 1)
#define   ADS1120_CONFIG_REG1_CM   (0X1u << 2)


typedef enum  {
	ADS1120_MODE_MORMAL,
	ADS1120_MODE_DUTY_CYCLE,
	ADS1120_MODE_TURBO,
	ADS1120_MODE_Reserved,
	
}ADS1120_MODE_TYPE;


#define   ADS1120_CONFIG_REG1_MODE_Pos 3
#define   ADS1120_CONFIG_REG1_MODE_MSK (0X3u << ADS1120_CONFIG_REG1_MODE_Pos )
#define   ADS1120_CONFIG_REG1_MODE(value)  ((ADS1120_CONFIG_REG1_MODE_MSK & ((value) << ADS1120_CONFIG_REG1_MODE_Pos)))

typedef enum  {
	ADS1120_DR_20_SPS,
	ADS1120_DR_45_SPS,
	ADS1120_DR_90_SPS,
	ADS1120_DR_170_SPS,
	ADS1120_DR_330_SPS,
	ADS1120_DR_600_SPS,
	ADS1120_DR_1000_SPS,
}ADS1120_DR_TYPE;
#define   ADS1120_CONFIG_REG1_DR_Pos 5
#define   ADS1120_CONFIG_REG1_DR_MSK (0X7u << ADS1120_CONFIG_REG1_DR_Pos )
#define   ADS1120_CONFIG_REG1_DR(value)  ((ADS1120_CONFIG_REG1_DR_MSK & ((value) << ADS1120_CONFIG_REG1_DR_Pos)))
/****CONFIG_REG1 ENDS HERE*/

/****CONFIG_REG2 STARTS HERE*/
typedef enum  {
	ADS1120_IDAC_OFF,
	ADS1120_ICAD_RESERVED,
	ADS1120_IDAC_50UA,
	ADS1120_IDAC_100UA,
	ADS1120_IDAC_250UA,
	ADS1120_IDAC_500UA,
	ADS1120_IDAC_1000UA,
	ADS1120_IDAC_1500UA,
}ADS1120_IDAC_CURRENT_SETTING_TYPE;
#define   ADS1120_CONFIG_REG2_IDAC_Pos  0
#define   ADS1120_CONFIG_REG2_IDAC_MSK  (0X2u << ADS1120_CONFIG_REG2_IDAC_Pos )
#define   ADS1120_CONFIG_REG2_IDAC(value)   ((ADS1120_CONFIG_REG2_IDAC_MSK & ((value) << ADS1120_CONFIG_REG2_IDAC_Pos)))

#define  ADS1120_CONFIG_REG2_PSW (0x1u << 3)

typedef enum  {
	ADS1120_FIR_OFF,
	ADS1120_FIR_50_60_REJECTION,
	ADS1120_50_REJECTION,
	ADS1120_60_REJECTION,

}ADS1120_FIR_FILTER_CONFIGURATION_TYPE;
#define  ADS1120_CONFIG_REG2_50_60_Pos  4
#define  ADS1120_CONFIG_REG2_50_60_MSK  (0X1u << ADS1120_CONFIG_REG2_50_60_Pos )
#define  ADS1120_CONFIG_REG2_50_60(value)  ((ADS1120_CONFIG_REG2_50_60_MSK & ((value) << ADS1120_CONFIG_REG2_50_60_Pos)))


typedef enum  {
	ADS1120_VREF_INTERNAL_2P048,
	ADS1120_EXTERNAL_REF_REFP0_REFN0,
	ADS1120_EXTERNAL_REF_REFP1_REFN1,
	ADS1120_AVDD_AVSS,

}ADS1120_VREF_SEL_TYPE;
#define  ADS1120_CONFIG_REG2_VREF_Pos  6
#define  ADS1120_CONFIG_REG2_VREF_MSK  (0X1u << ADS1120_CONFIG_REG2_VREF_Pos )
#define  ADS1120_CONFIG_REG2_VREF(value) ((ADS1120_CONFIG_REG2_VREF_MSK & ((value) << ADS1120_CONFIG_REG2_VREF_Pos)))

/****CONFIG_REG3 STARTS HERE*/
#define   ADS1120_CONFIG_REG3_DRDYM  (0x1u << 1)


typedef enum  {
	ADS1120_IDAC2_DISABLED,
	ADS1120_IDAC2_AIN0_OR_REFP1,
	ADS1120_IDAC2_AIN1,
	ADS1120_IDAC2_AIN2,
	ADS1120_IDAC2_AIN3_OR_REFN1,
	ADS1120_IDAC2_REFP0,
	ADS1120_IDAC2_REFN0,
}ADS1120_IDAC2_ROUTING_TYPE;
#define   ADS1120_CONFIG_REG3_I2MUX_Pos  2
#define   ADS1120_CONFIG_REG3_I2MUX_MSK  (0X7u << ADS1120_CONFIG_REG3_I2MUX_Pos)
#define   ADS1120_CONFIG_REG3_I2MUX(value)  ((ADS1120_CONFIG_REG3_I2MUX_MSK & ((value) << ADS1120_CONFIG_REG3_I2MUX_Pos)))


typedef enum  {
	ADS1120_IDAC1_DISABLED,
	ADS1120_IDAC1_AIN0_OR_REFP1,
	ADS1120_IDAC1_AIN1,
	ADS1120_IDAC1_AIN2,
	ADS1120_IDAC1_AIN3_OR_REFN1,
	ADS1120_IDAC1_REFP0,
	ADS1120_IDAC1_REFN0,
}ADS1120_IDAC1_ROUTING_TYPE;

#define   ADS1120_CONFIG_REG3_I1MUX_Pos  5
#define   ADS1120_CONFIG_REG3_I1MUX_MSK  (0X7u << ADS1120_CONFIG_REG3_I1MUX_Pos)
#define   ADS1120_CONFIG_REG3_I1MUX(value)  ((ADS1120_CONFIG_REG3_I1MUX_MSK & ((value) << ADS1120_CONFIG_REG3_I1MUX_Pos)))
/****CONFIG_REG3 ENDS HERE*/


 void dd_APT_REG_INIT(void);

void dd_VPT_REG_INIT(void);



#endif /* APT_VPT_H_ */