<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2494" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2494{left:234px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_2494{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2494{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2494{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2494{left:69px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.33px;}
#t6_2494{left:69px;bottom:1061px;letter-spacing:0.1px;word-spacing:0.07px;}
#t7_2494{left:359px;bottom:723px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2494{left:69px;bottom:639px;letter-spacing:-0.13px;}
#t9_2494{left:69px;bottom:614px;letter-spacing:-0.14px;}
#ta_2494{left:69px;bottom:598px;letter-spacing:-0.14px;}
#tb_2494{left:69px;bottom:581px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tc_2494{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_2494{left:69px;bottom:547px;letter-spacing:-0.14px;}
#te_2494{left:69px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tf_2494{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tg_2494{left:69px;bottom:489px;letter-spacing:-0.15px;word-spacing:0.03px;}
#th_2494{left:69px;bottom:472px;letter-spacing:-0.13px;}
#ti_2494{left:74px;bottom:1038px;letter-spacing:-0.14px;}
#tj_2494{left:74px;bottom:1020px;letter-spacing:-0.12px;}
#tk_2494{left:302px;bottom:1038px;letter-spacing:-0.15px;}
#tl_2494{left:359px;bottom:1038px;letter-spacing:-0.13px;}
#tm_2494{left:359px;bottom:1020px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tn_2494{left:359px;bottom:1001px;letter-spacing:-0.12px;}
#to_2494{left:426px;bottom:1038px;letter-spacing:-0.14px;}
#tp_2494{left:536px;bottom:1038px;letter-spacing:-0.12px;}
#tq_2494{left:78px;bottom:980px;letter-spacing:-0.13px;}
#tr_2494{left:78px;bottom:963px;letter-spacing:-0.13px;}
#ts_2494{left:78px;bottom:946px;letter-spacing:-0.15px;}
#tt_2494{left:306px;bottom:980px;}
#tu_2494{left:364px;bottom:980px;letter-spacing:-0.09px;}
#tv_2494{left:430px;bottom:980px;letter-spacing:-0.15px;}
#tw_2494{left:430px;bottom:963px;letter-spacing:-0.17px;}
#tx_2494{left:540px;bottom:980px;letter-spacing:-0.11px;}
#ty_2494{left:540px;bottom:963px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#tz_2494{left:540px;bottom:946px;letter-spacing:-0.12px;}
#t10_2494{left:540px;bottom:929px;letter-spacing:-0.12px;}
#t11_2494{left:78px;bottom:906px;letter-spacing:-0.13px;}
#t12_2494{left:78px;bottom:889px;letter-spacing:-0.13px;}
#t13_2494{left:78px;bottom:873px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_2494{left:306px;bottom:906px;}
#t15_2494{left:364px;bottom:906px;letter-spacing:-0.09px;}
#t16_2494{left:430px;bottom:906px;letter-spacing:-0.15px;}
#t17_2494{left:430px;bottom:889px;letter-spacing:-0.17px;}
#t18_2494{left:540px;bottom:906px;letter-spacing:-0.11px;}
#t19_2494{left:540px;bottom:889px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#t1a_2494{left:540px;bottom:873px;letter-spacing:-0.12px;}
#t1b_2494{left:540px;bottom:856px;letter-spacing:-0.12px;}
#t1c_2494{left:78px;bottom:833px;letter-spacing:-0.13px;}
#t1d_2494{left:78px;bottom:816px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_2494{left:78px;bottom:799px;letter-spacing:-0.15px;}
#t1f_2494{left:306px;bottom:833px;}
#t1g_2494{left:364px;bottom:833px;letter-spacing:-0.1px;}
#t1h_2494{left:430px;bottom:833px;letter-spacing:-0.15px;}
#t1i_2494{left:540px;bottom:833px;letter-spacing:-0.11px;}
#t1j_2494{left:540px;bottom:816px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t1k_2494{left:540px;bottom:799px;letter-spacing:-0.12px;}
#t1l_2494{left:540px;bottom:782px;letter-spacing:-0.12px;}
#t1m_2494{left:84px;bottom:701px;letter-spacing:-0.15px;}
#t1n_2494{left:148px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1o_2494{left:271px;bottom:701px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1p_2494{left:423px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1q_2494{left:579px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1r_2494{left:738px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_2494{left:99px;bottom:677px;}
#t1t_2494{left:172px;bottom:677px;letter-spacing:-0.1px;}
#t1u_2494{left:254px;bottom:677px;letter-spacing:-0.12px;}
#t1v_2494{left:416px;bottom:677px;letter-spacing:-0.12px;}
#t1w_2494{left:572px;bottom:677px;letter-spacing:-0.13px;}
#t1x_2494{left:759px;bottom:677px;letter-spacing:-0.12px;}

.s1_2494{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2494{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2494{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2494{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2494{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2494{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2494{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2494{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2494" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2494Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2494" style="-webkit-user-select: none;"><object width="935" height="1210" data="2494/2494.svg" type="image/svg+xml" id="pdf2494" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2494" class="t s1_2494">VPMADD52LUQ—Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products to Qword Accumulators </span>
<span id="t2_2494" class="t s2_2494">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2494" class="t s1_2494">5-532 </span><span id="t4_2494" class="t s1_2494">Vol. 2C </span>
<span id="t5_2494" class="t s3_2494">VPMADD52LUQ—Packed Multiply of Unsigned 52-Bit Integers and Add the Low 52-Bit Products </span>
<span id="t6_2494" class="t s3_2494">to Qword Accumulators </span>
<span id="t7_2494" class="t s4_2494">Instruction Operand Encoding </span>
<span id="t8_2494" class="t s5_2494">Description </span>
<span id="t9_2494" class="t s6_2494">Multiplies packed unsigned 52-bit integers in each qword element of the first source operand (the second oper- </span>
<span id="ta_2494" class="t s6_2494">and) with the packed unsigned 52-bit integers in the corresponding elements of the second source operand (the </span>
<span id="tb_2494" class="t s6_2494">third operand) to form packed 104-bit intermediate results. The low 52-bit, unsigned integer of each 104-bit </span>
<span id="tc_2494" class="t s6_2494">product is added to the corresponding qword unsigned integer of the destination operand (the first operand) </span>
<span id="td_2494" class="t s6_2494">under the writemask k1. </span>
<span id="te_2494" class="t s6_2494">The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM reg- </span>
<span id="tf_2494" class="t s6_2494">ister, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory loca- </span>
<span id="tg_2494" class="t s6_2494">tion. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 64-bit </span>
<span id="th_2494" class="t s6_2494">granularity. </span>
<span id="ti_2494" class="t s7_2494">Opcode/ </span>
<span id="tj_2494" class="t s7_2494">Instruction </span>
<span id="tk_2494" class="t s7_2494">Op/En </span><span id="tl_2494" class="t s7_2494">32/64 </span>
<span id="tm_2494" class="t s7_2494">bit Mode </span>
<span id="tn_2494" class="t s7_2494">Support </span>
<span id="to_2494" class="t s7_2494">CPUID </span><span id="tp_2494" class="t s7_2494">Description </span>
<span id="tq_2494" class="t s8_2494">EVEX.128.66.0F38.W1 B4 /r </span>
<span id="tr_2494" class="t s8_2494">VPMADD52LUQ xmm1 {k1}{z}, </span>
<span id="ts_2494" class="t s8_2494">xmm2,xmm3/m128/m64bcst </span>
<span id="tt_2494" class="t s8_2494">A </span><span id="tu_2494" class="t s8_2494">V/V </span><span id="tv_2494" class="t s8_2494">AVX512_IFMA </span>
<span id="tw_2494" class="t s8_2494">AVX512VL </span>
<span id="tx_2494" class="t s8_2494">Multiply unsigned 52-bit integers in xmm2 and </span>
<span id="ty_2494" class="t s8_2494">xmm3/m128 and add the low 52 bits of the 104-bit </span>
<span id="tz_2494" class="t s8_2494">product to the qword unsigned integers in xmm1 </span>
<span id="t10_2494" class="t s8_2494">using writemask k1. </span>
<span id="t11_2494" class="t s8_2494">EVEX.256.66.0F38.W1 B4 /r </span>
<span id="t12_2494" class="t s8_2494">VPMADD52LUQ ymm1 {k1}{z}, </span>
<span id="t13_2494" class="t s8_2494">ymm2, ymm3/m256/m64bcst </span>
<span id="t14_2494" class="t s8_2494">A </span><span id="t15_2494" class="t s8_2494">V/V </span><span id="t16_2494" class="t s8_2494">AVX512_IFMA </span>
<span id="t17_2494" class="t s8_2494">AVX512VL </span>
<span id="t18_2494" class="t s8_2494">Multiply unsigned 52-bit integers in ymm2 and </span>
<span id="t19_2494" class="t s8_2494">ymm3/m256 and add the low 52 bits of the 104-bit </span>
<span id="t1a_2494" class="t s8_2494">product to the qword unsigned integers in ymm1 </span>
<span id="t1b_2494" class="t s8_2494">using writemask k1. </span>
<span id="t1c_2494" class="t s8_2494">EVEX.512.66.0F38.W1 B4 /r </span>
<span id="t1d_2494" class="t s8_2494">VPMADD52LUQ zmm1 {k1}{z}, </span>
<span id="t1e_2494" class="t s8_2494">zmm2,zmm3/m512/m64bcst </span>
<span id="t1f_2494" class="t s8_2494">A </span><span id="t1g_2494" class="t s8_2494">V/V </span><span id="t1h_2494" class="t s8_2494">AVX512_IFMA </span><span id="t1i_2494" class="t s8_2494">Multiply unsigned 52-bit integers in zmm2 and </span>
<span id="t1j_2494" class="t s8_2494">zmm3/m512 and add the low 52 bits of the 104-bit </span>
<span id="t1k_2494" class="t s8_2494">product to the qword unsigned integers in zmm1 </span>
<span id="t1l_2494" class="t s8_2494">using writemask k1. </span>
<span id="t1m_2494" class="t s7_2494">Op/En </span><span id="t1n_2494" class="t s7_2494">Tuple Type </span><span id="t1o_2494" class="t s7_2494">Operand 1 </span><span id="t1p_2494" class="t s7_2494">Operand 2 </span><span id="t1q_2494" class="t s7_2494">Operand 3 </span><span id="t1r_2494" class="t s7_2494">Operand 4 </span>
<span id="t1s_2494" class="t s8_2494">A </span><span id="t1t_2494" class="t s8_2494">Full </span><span id="t1u_2494" class="t s8_2494">ModRM:reg (r, w) </span><span id="t1v_2494" class="t s8_2494">EVEX.vvvv (r) </span><span id="t1w_2494" class="t s8_2494">ModRM:r/m(r) </span><span id="t1x_2494" class="t s8_2494">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
