****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 500
        -report_by design
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : ORCA_TOP
Version: T-2022.03
Date   : Thu Jun 15 14:16:38 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[10] (SRAMLP2RW64x32)                      0.34      0.19      0.32 r
  I_SDRAM_TOP/net_sdram_if_wDQ[10] (net)                                   1     30.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10]/D (SDFFARX1_HVT)                          0.34     -0.09      0.23 r
  data arrival time                                                                                             0.23

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.22 r
  clock uncertainty                                                                                   0.04      0.26
  library hold time                                                                                  -0.01      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][26] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7/O2[2] (SRAMLP2RW32x4)                           0.11      0.08      0.22 r
  I_PCI_TOP/net_pci_write_data[26] (net)                                   1      9.18
  I_PCI_TOP/U_1_PTECO_HOLD_BUF19/A (NBUFFX2_HVT)                                            0.11     -0.02      0.19 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF19/Y (NBUFFX2_HVT)                                            0.03      0.04      0.23 r
  I_PCI_TOP/net_PTECO_HOLD_NET19 (net)                                     1      1.50
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][26]/D (SDFFARX1_HVT)                              0.03     -0.01      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][26]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                   0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                   0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                  27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][22]/RSTB (SDFFARX1_HVT)                       0.03      0.00      0.37 r
  data arrival time                                                                                             0.37

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.27      0.27
  clock reconvergence pessimism                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][22]/CLK (SDFFARX1_HVT)                        0.03      0.00      0.27 r
  clock uncertainty                                                                                   0.04      0.31
  library hold time                                                                                   0.08      0.39
  data required time                                                                                            0.39
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.39
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][23] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                   0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                   0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                  27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][23]/RSTB (SDFFARX1_HVT)                       0.03      0.00      0.37 r
  data arrival time                                                                                             0.37

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.27      0.27
  clock reconvergence pessimism                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][23]/CLK (SDFFARX1_HVT)                        0.03      0.00      0.27 r
  clock uncertainty                                                                                   0.04      0.31
  library hold time                                                                                   0.08      0.39
  data required time                                                                                            0.39
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.39
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                   0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                   0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                  27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7]/RSTB (SDFFARX1_HVT)                        0.03      0.00      0.37 r
  data arrival time                                                                                             0.37

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.27      0.27
  clock reconvergence pessimism                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7]/CLK (SDFFARX1_HVT)                         0.03      0.00      0.27 r
  clock uncertainty                                                                                   0.04      0.31
  library hold time                                                                                   0.08      0.39
  data required time                                                                                            0.39
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.39
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                   0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                   0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                  27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][31]/RSTB (SDFFARX1_HVT)                       0.03      0.00      0.37 r
  data arrival time                                                                                             0.37

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.27      0.27
  clock reconvergence pessimism                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][31]/CLK (SDFFARX1_HVT)                        0.03      0.00      0.27 r
  clock uncertainty                                                                                   0.04      0.31
  library hold time                                                                                   0.08      0.39
  data required time                                                                                            0.39
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.39
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/CE2 (SRAMLP2RW32x4)                             0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O2[0] (SRAMLP2RW32x4)                           0.17      0.11      0.23 r
  I_PCI_TOP/net_pci_write_data[4] (net)                                    1     14.26
  I_PCI_TOP/U595/A (NBUFFX4_HVT)                                                            0.17     -0.07      0.16 r
  I_PCI_TOP/U595/Y (NBUFFX4_HVT)                                                            0.06      0.06      0.22 r
  I_PCI_TOP/n589 (net)                                                     2     17.73
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4]/D (SDFFARX1_HVT)                               0.06      0.00      0.22 r
  data arrival time                                                                                             0.22

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4]/CLK (SDFFARX1_HVT)                             0.06      0.00      0.22 r
  clock uncertainty                                                                                   0.04      0.26
  library hold time                                                                                  -0.02      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.22
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                               0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[3] (SRAMLP2RW128x16)                             0.14      0.06      0.37 f
  I_RISC_CORE/RegPort_B[3] (net)                                           1      6.56
  I_RISC_CORE/U397/A4 (AO22X1_HVT)                                                          0.14     -0.06      0.32 f
  I_RISC_CORE/U397/Y (AO22X1_HVT)                                                           0.02      0.03      0.35 f
  I_RISC_CORE/I_DATA_PATH/N52 (net)                                        1      1.25
  I_RISC_CORE/ropt_h_inst_55547/A (NBUFFX2_HVT)                                             0.02     -0.00      0.35 f
  I_RISC_CORE/ropt_h_inst_55547/Y (NBUFFX2_HVT)                                             0.01      0.02      0.37 f
  I_RISC_CORE/ropt_net_30078 (net)                                         1      2.05
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3]/D (SDFFARX1_LVT)                                   0.01     -0.00      0.37 f
  data arrival time                                                                                             0.37

  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.38      0.38
  clock reconvergence pessimism                                                                      -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[3]/CLK (SDFFARX1_LVT)                                 0.02      0.00      0.36 r
  clock uncertainty                                                                                   0.04      0.40
  library hold time                                                                                  -0.01      0.38
  data required time                                                                                            0.38
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.38
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                               0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[6] (SRAMLP2RW128x16)                             0.14      0.05      0.37 f
  I_RISC_CORE/RegPort_B[6] (net)                                           1      4.94
  I_RISC_CORE/U393/A4 (AO22X1_HVT)                                                          0.14     -0.05      0.31 f
  I_RISC_CORE/U393/Y (AO22X1_HVT)                                                           0.02      0.04      0.35 f
  I_RISC_CORE/I_DATA_PATH/N55 (net)                                        1      2.36
  I_RISC_CORE/ropt_h_inst_55546/A (NBUFFX2_HVT)                                             0.02     -0.00      0.35 f
  I_RISC_CORE/ropt_h_inst_55546/Y (NBUFFX2_HVT)                                             0.01      0.02      0.37 f
  I_RISC_CORE/ropt_net_30077 (net)                                         1      0.71
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/D (SDFFARX1_RVT)                                   0.01      0.00      0.37 f
  data arrival time                                                                                             0.37

  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.38      0.38
  clock reconvergence pessimism                                                                      -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/CLK (SDFFARX1_RVT)                                 0.02      0.00      0.36 r
  clock uncertainty                                                                                   0.04      0.40
  library hold time                                                                                  -0.01      0.38
  data required time                                                                                            0.38
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.38
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[21] (SRAMLP2RW64x32)                      0.29      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[21] (net)                                   1     25.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21]/D (SDFFARX2_HVT)                          0.29     -0.03      0.27 r
  data arrival time                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.26      0.26
  clock reconvergence pessimism                                                                      -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21]/CLK (SDFFARX2_HVT)                        0.04      0.00      0.25 r
  clock uncertainty                                                                                   0.04      0.29
  library hold time                                                                                  -0.01      0.28
  data required time                                                                                            0.28
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.28
  data arrival time                                                                                            -0.27
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][12] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O2[0] (SRAMLP2RW32x4)                           0.14      0.10      0.23 r
  I_PCI_TOP/net_pci_write_data[12] (net)                                   2     12.25
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][12]/D (SDFFARX1_HVT)                              0.14     -0.00      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][12]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.03      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/O2[2] (SRAMLP2RW32x4)                           0.20      0.12      0.25 r
  I_PCI_TOP/net_pci_write_data[18] (net)                                   2     16.99
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18]/D (SDFFARX1_HVT)                              0.20     -0.03      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2]/RSTB (SDFFARX1_HVT)                        0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][2]/CLK (SDFFARX1_HVT)                         0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][9] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/CE2 (SRAMLP2RW32x4)                             0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O2[1] (SRAMLP2RW32x4)                           0.06      0.06      0.19 r
  I_PCI_TOP/net_pci_write_data[9] (net)                                    1      4.23
  I_PCI_TOP/U598/A (NBUFFX4_HVT)                                                            0.06     -0.01      0.18 r
  I_PCI_TOP/U598/Y (NBUFFX4_HVT)                                                            0.05      0.06      0.23 r
  I_PCI_TOP/n592 (net)                                                     2     27.49
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][9]/D (SDFFARX1_HVT)                               0.05     -0.01      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][9]/CLK (SDFFARX1_HVT)                             0.06      0.00      0.22 r
  clock uncertainty                                                                                   0.04      0.26
  library hold time                                                                                  -0.02      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][22]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][22]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][16]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.00      0.24
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][16]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.24 r
  clock uncertainty                                                                                   0.04      0.28
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][31]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.00      0.24
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][31]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.24 r
  clock uncertainty                                                                                   0.04      0.28
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][20]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][20]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][30]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][30]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6]/RSTB (SDFFARX1_HVT)                        0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][6]/CLK (SDFFARX1_HVT)                         0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][14]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10]/RSTB (SDFFARX1_HVT)                       0.04      0.01      0.38 r
  data arrival time                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.27      0.27
  clock reconvergence pessimism                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][10]/CLK (SDFFARX1_HVT)                        0.03      0.00      0.27 r
  clock uncertainty                                                                                   0.04      0.31
  library hold time                                                                                   0.08      0.39
  data required time                                                                                            0.39
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.39
  data arrival time                                                                                            -0.38
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][31] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.14      0.14

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.14 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8/O2[3] (SRAMLP2RW32x4)                           0.11      0.08      0.22 r
  I_PCI_TOP/net_pci_write_data[31] (net)                                   1      9.37
  I_PCI_TOP/U_1_PTECO_HOLD_BUF23/A (NBUFFX2_HVT)                                            0.11     -0.02      0.20 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF23/Y (NBUFFX2_HVT)                                            0.03      0.04      0.23 r
  I_PCI_TOP/net_PTECO_HOLD_NET23 (net)                                     1      0.87
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][31]/D (SDFFARX1_HVT)                              0.03      0.00      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][31]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[12] (SRAMLP2RW64x32)                      0.27      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[12] (net)                                   1     23.90
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12]/D (SDFFARX2_HVT)                          0.27     -0.04      0.24 r
  data arrival time                                                                                             0.24

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12]/CLK (SDFFARX2_HVT)                        0.05      0.00      0.22 r
  clock uncertainty                                                                                   0.04      0.26
  library hold time                                                                                  -0.01      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.24
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18]/RSTB (SDFFARX1_HVT)                       0.03      0.01      0.35 r
  data arrival time                                                                                             0.35

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][18]/CLK (SDFFARX1_HVT)                        0.05      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                   0.09      0.36
  data required time                                                                                            0.36
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.36
  data arrival time                                                                                            -0.35
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                               0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[7] (SRAMLP2RW128x16)                             0.13      0.05      0.36 f
  I_RISC_CORE/RegPort_B[7] (net)                                           1      4.49
  I_RISC_CORE/U966/A4 (AOI22X1_HVT)                                                         0.13     -0.04      0.32 f
  I_RISC_CORE/U966/Y (AOI22X1_HVT)                                                          0.02      0.05      0.36 r
  I_RISC_CORE/n641 (net)                                                   1      3.51
  I_RISC_CORE/U822/A (INVX0_HVT)                                                            0.02     -0.01      0.36 r
  I_RISC_CORE/U822/Y (INVX0_HVT)                                                            0.02      0.01      0.37 f
  I_RISC_CORE/n749 (net)                                                   1      1.05
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7]/D (SDFFARX1_LVT)                                   0.02     -0.00      0.37 f
  data arrival time                                                                                             0.37

  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.38      0.38
  clock reconvergence pessimism                                                                      -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[7]/CLK (SDFFARX1_LVT)                                 0.02      0.00      0.36 r
  clock uncertainty                                                                                   0.04      0.40
  library hold time                                                                                  -0.01      0.38
  data required time                                                                                            0.38
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.38
  data arrival time                                                                                            -0.37
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][14] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O2[2] (SRAMLP2RW32x4)                           0.14      0.09      0.23 r
  I_PCI_TOP/net_pci_write_data[14] (net)                                   2     11.61
  I_PCI_TOP/U_1_PTECO_HOLD_BUF24/A (NBUFFX2_HVT)                                            0.14     -0.03      0.20 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF24/Y (NBUFFX2_HVT)                                            0.04      0.04      0.24 r
  I_PCI_TOP/net_PTECO_HOLD_NET24 (net)                                     1      1.31
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][14]/D (SDFFARX1_HVT)                              0.04     -0.00      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][14]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PARSER/out_bus_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.25      0.25

  I_PARSER/out_bus_reg[0]/CLK (SDFFARX1_RVT)                                                0.05      0.00      0.25 r
  I_PARSER/out_bus_reg[0]/Q (SDFFARX1_RVT)                                                  0.04      0.10      0.35 r
  I_PARSER/risc_Instrn_lo[0] (net)                                         3      5.74
  I_RISC_CORE/Instrn[0]_UPF_LS/A (LSUPX1_RVT)                                               0.04     -0.00      0.35 r
  I_RISC_CORE/Instrn[0]_UPF_LS/Y (LSUPX1_RVT)                                               0.02      0.05      0.39 r
  I_RISC_CORE/n[586] (net)                                                 1      1.71
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0]/D (SDFFARX1_RVT)                            0.02     -0.00      0.39 r
  data arrival time                                                                                             0.39

  clock SYS_2x_CLK (rise edge)                                                                        0.00      0.00
  clock network delay (propagated)                                                                    0.38      0.38
  clock reconvergence pessimism                                                                      -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0]/CLK (SDFFARX1_RVT)                          0.03      0.00      0.38 r
  clock uncertainty                                                                                   0.04      0.42
  library hold time                                                                                  -0.02      0.40
  data required time                                                                                            0.40
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.40
  data arrival time                                                                                            -0.39
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[25] (SRAMLP2RW64x32)                      0.25      0.14      0.27 r
  I_SDRAM_TOP/net_sdram_if_wDQ[25] (net)                                   1     22.00
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF2/A (NBUFFX2_HVT)                                0.25     -0.06      0.21 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF2/Y (NBUFFX2_HVT)                                0.06      0.04      0.26 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET2 (net)                         1      0.94
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25]/D (SDFFARX1_LVT)                          0.06      0.00      0.26 r
  data arrival time                                                                                             0.26

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.26      0.26
  clock reconvergence pessimism                                                                      -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25]/CLK (SDFFARX1_LVT)                        0.04      0.00      0.25 r
  clock uncertainty                                                                                   0.04      0.29
  library hold time                                                                                  -0.02      0.27
  data required time                                                                                            0.27
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.27
  data arrival time                                                                                            -0.26
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[14] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.09      0.09

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[14]/CLK (SDFFX2_LVT)                                   0.03      0.00      0.09 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[14]/Q (SDFFX2_LVT)                                     0.01      0.06      0.15 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[14] (net)                         1      1.01
  I_SDRAM_TOP/U127/A (NBUFFX2_HVT)                                                          0.01      0.00      0.15 f
  I_SDRAM_TOP/U127/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.18 f
  I_SDRAM_TOP/n220 (net)                                                   2      2.53
  I_SDRAM_TOP/ZBUF_4_inst_55259/A (NBUFFX4_HVT)                                             0.02     -0.00      0.18 f
  I_SDRAM_TOP/ZBUF_4_inst_55259/Y (NBUFFX4_HVT)                                             0.05      0.05      0.22 f
  I_SDRAM_TOP/ZBUF_4_124 (net)                                             1     26.12
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[14] (SRAMLP2RW64x32)                       0.05     -0.02      0.20 f
  data arrival time                                                                                             0.20

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13
  clock reconvergence pessimism                                                                      -0.01      0.12
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                          0.05      0.00      0.12 r
  clock uncertainty                                                                                   0.04      0.16
  library hold time                                                                                   0.06      0.21
  data required time                                                                                            0.21
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.21
  data arrival time                                                                                            -0.20
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[28] (SRAMLP2RW64x32)                      0.25      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[28] (net)                                   1     22.88
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28]/D (SDFFARX2_HVT)                          0.25     -0.04      0.24 r
  data arrival time                                                                                             0.24

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.23      0.23
  clock reconvergence pessimism                                                                      -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28]/CLK (SDFFARX2_HVT)                        0.05      0.00      0.22 r
  clock uncertainty                                                                                   0.04      0.26
  library hold time                                                                                  -0.01      0.25
  data required time                                                                                            0.25
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.25
  data arrival time                                                                                            -0.24
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][23] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6/O2[3] (SRAMLP2RW32x4)                           0.09      0.07      0.21 f
  I_PCI_TOP/net_pci_write_data[23] (net)                                   1      7.08
  I_PCI_TOP/U_1_PTECO_HOLD_BUF15/A (NBUFFX2_HVT)                                            0.09     -0.00      0.20 f
  I_PCI_TOP/U_1_PTECO_HOLD_BUF15/Y (NBUFFX2_HVT)                                            0.03      0.03      0.24 f
  I_PCI_TOP/net_PTECO_HOLD_NET15 (net)                                     1      1.01
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][23]/D (SDFFARX1_RVT)                              0.03     -0.00      0.23 f
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][23]/CLK (SDFFARX1_RVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[20] (SRAMLP2RW64x32)                      0.27      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[20] (net)                                   1     24.56
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20]/D (SDFFARX2_HVT)                          0.27     -0.02      0.27 r
  data arrival time                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.26      0.26
  clock reconvergence pessimism                                                                      -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20]/CLK (SDFFARX2_HVT)                        0.04      0.00      0.25 r
  clock uncertainty                                                                                   0.04      0.29
  library hold time                                                                                  -0.01      0.28
  data required time                                                                                            0.28
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.28
  data arrival time                                                                                            -0.27
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[22] (SRAMLP2RW64x32)                      0.27      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[22] (net)                                   1     24.84
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22]/D (SDFFARX2_HVT)                          0.27     -0.02      0.27 r
  data arrival time                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                         0.00      0.00
  clock network delay (propagated)                                                                    0.26      0.26
  clock reconvergence pessimism                                                                      -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22]/CLK (SDFFARX2_HVT)                        0.04      0.00      0.25 r
  clock uncertainty                                                                                   0.04      0.29
  library hold time                                                                                  -0.01      0.28
  data required time                                                                                            0.28
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.28
  data arrival time                                                                                            -0.27
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][16] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                             0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/O2[0] (SRAMLP2RW32x4)                           0.19      0.12      0.25 r
  I_PCI_TOP/net_pci_write_data[16] (net)                                   2     16.58
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][16]/D (SDFFARX1_HVT)                              0.19     -0.02      0.23 r
  data arrival time                                                                                             0.23

  clock PCI_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.24      0.24
  clock reconvergence pessimism                                                                      -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][16]/CLK (SDFFARX1_HVT)                            0.06      0.00      0.23 r
  clock uncertainty                                                                                   0.04      0.27
  library hold time                                                                                  -0.02      0.24
  data required time                                                                                            0.24
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.24
  data arrival time                                                                                            -0.23
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][19] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                 Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                            0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                              0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                           1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                             0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                              0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                               1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                         0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                         0.02      0.03      0.39 r
  copt_net_29796 (net)                                                     1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                       0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                       0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                       9     22.45
  I_BLENDER_0/mega_shift_reg[10][19]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.43 r
  data arrival time                                                                                             0.43

  clock SYS_CLK (rise edge)                                                                           0.00      0.00
  clock network delay (propagated)                                                                    0.32      0.32
  clock reconvergence pessimism                                                                      -0.01      0.32
  I_BLENDER_0/mega_shift_reg[10][19]/CLK (SDFFARX1_HVT)                                     0.06      0.00      0.32 r
  clock uncertainty                                                                                   0.04      0.36
  library hold time                                                                                   0.09      0.44
  data required time                                                                                            0.44
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            0.44
  data arrival time                                                                                            -0.43
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                             -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.09      0.09

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2]/CLK (SDFFARX1_LVT)                      0.03      0.00      0.09 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2]/Q (SDFFARX1_LVT)                        0.03      0.07      0.16 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/rd_addr[2] (net)                                       4      4.46
  I_SDRAM_TOP/ZBUF_8_inst_55261/A (NBUFFX4_HVT)                                                          0.03      0.00      0.16 f
  I_SDRAM_TOP/ZBUF_8_inst_55261/Y (NBUFFX4_HVT)                                                          0.03      0.04      0.21 f
  I_SDRAM_TOP/ZBUF_8_125 (net)                                                          2     17.32
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A2[2] (SRAMLP2RW64x32)                                    0.03      0.00      0.21 f
  data arrival time                                                                                                          0.21

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.12      0.12
  clock reconvergence pessimism                                                                                   -0.01      0.11
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.11 r
  clock uncertainty                                                                                                0.04      0.15
  library hold time                                                                                                0.06      0.21
  data required time                                                                                                         0.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.21
  data arrival time                                                                                                         -0.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][2] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O2[2] (SRAMLP2RW32x4)                                        0.25      0.14      0.27 r
  I_PCI_TOP/net_pci_write_data[2] (net)                                                 2     22.01
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][2]/D (SDFFARX1_HVT)                                            0.25     -0.04      0.23 r
  data arrival time                                                                                                          0.23

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][2]/CLK (SDFFARX1_HVT)                                          0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][17] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][17]/RSTB (SDFFARX1_HVT)                                                 0.04      0.00      0.43 r
  data arrival time                                                                                                          0.43

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.31
  I_BLENDER_0/mega_shift_reg[10][17]/CLK (SDFFARX1_HVT)                                                  0.06      0.00      0.31 r
  clock uncertainty                                                                                                0.04      0.35
  library hold time                                                                                                0.09      0.44
  data required time                                                                                                         0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.44
  data arrival time                                                                                                         -0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][26] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][26]/RSTB (SDFFARX1_HVT)                                                 0.04      0.00      0.43 r
  data arrival time                                                                                                          0.43

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.31
  I_BLENDER_0/mega_shift_reg[10][26]/CLK (SDFFARX1_HVT)                                                  0.06      0.00      0.31 r
  clock uncertainty                                                                                                0.04      0.35
  library hold time                                                                                                0.09      0.44
  data required time                                                                                                         0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.44
  data arrival time                                                                                                         -0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][30] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][30]/RSTB (SDFFARX1_HVT)                                                 0.04      0.00      0.43 r
  data arrival time                                                                                                          0.43

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.31
  I_BLENDER_0/mega_shift_reg[10][30]/CLK (SDFFARX1_HVT)                                                  0.06      0.00      0.31 r
  clock uncertainty                                                                                                0.04      0.35
  library hold time                                                                                                0.09      0.44
  data required time                                                                                                         0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.44
  data arrival time                                                                                                         -0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.09      0.09

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1]/CLK (SDFFARX1_LVT)                      0.03      0.00      0.09 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1]/Q (SDFFARX1_LVT)                        0.03      0.07      0.16 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/rd_addr[1] (net)                                       4      4.96
  I_SDRAM_TOP/ZBUF_8_inst_55260/A (NBUFFX4_HVT)                                                          0.03     -0.00      0.16 f
  I_SDRAM_TOP/ZBUF_8_inst_55260/Y (NBUFFX4_HVT)                                                          0.03      0.04      0.21 f
  I_SDRAM_TOP/ZBUF_8_124 (net)                                                          2     16.39
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A2[1] (SRAMLP2RW64x32)                                    0.03      0.00      0.21 f
  data arrival time                                                                                                          0.21

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.12      0.12
  clock reconvergence pessimism                                                                                   -0.01      0.11
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.11 r
  clock uncertainty                                                                                                0.04      0.15
  library hold time                                                                                                0.06      0.22
  data required time                                                                                                         0.22
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.22
  data arrival time                                                                                                         -0.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[5] (SRAMLP2RW128x16)                                          0.14      0.05      0.37 f
  I_RISC_CORE/RegPort_B[5] (net)                                                        1      5.33
  I_RISC_CORE/U394/A4 (AO22X1_HVT)                                                                       0.14     -0.04      0.32 f
  I_RISC_CORE/U394/Y (AO22X1_HVT)                                                                        0.02      0.03      0.36 f
  I_RISC_CORE/I_DATA_PATH/N54 (net)                                                     1      1.22
  I_RISC_CORE/ropt_h_inst_55548/A (NBUFFX2_HVT)                                                          0.02     -0.00      0.35 f
  I_RISC_CORE/ropt_h_inst_55548/Y (NBUFFX2_HVT)                                                          0.02      0.02      0.38 f
  I_RISC_CORE/ropt_net_30079 (net)                                                      1      2.93
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5]/D (SDFFARX1_LVT)                                                0.02     -0.00      0.37 f
  data arrival time                                                                                                          0.37

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[5]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sys_2x_rst_ff_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_CLOCKING/sys_2x_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21

  I_CLOCKING/sys_2x_rst_ff_reg/CLK (DFFARX1_RVT)                                                         0.03      0.00      0.21 r
  I_CLOCKING/sys_2x_rst_ff_reg/Q (DFFARX1_RVT)                                                           0.02      0.08      0.29 f
  I_CLOCKING/sys_2x_rst_ff (net)                                                        1      0.75
  I_CLOCKING/copt_h_inst_54927/A (NBUFFX2_HVT)                                                           0.02      0.00      0.29 f
  I_CLOCKING/copt_h_inst_54927/Y (NBUFFX2_HVT)                                                           0.01      0.02      0.31 f
  I_CLOCKING/copt_net_29802 (net)                                                       1      0.91
  I_CLOCKING/sys_2x_rst_n_buf_reg/D (DFFARX1_RVT)                                                        0.01      0.00      0.31 f
  data arrival time                                                                                                          0.31

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.30      0.30
  clock reconvergence pessimism                                                                                   -0.02      0.28
  I_CLOCKING/sys_2x_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                      0.04      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.00      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][10] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54919/A (NBUFFX2_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54919/Y (NBUFFX2_HVT)                                                            0.02      0.03      0.31 r
  I_PCI_TOP/copt_net_29794 (net)                                                        1      1.16
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][10]/RSTB (SDFFARX1_HVT)                                         0.02      0.00      0.31 r
  data arrival time                                                                                                          0.31

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][10]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][21] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][21]/RSTB (SDFFARX1_HVT)                                                 0.04      0.00      0.44 r
  data arrival time                                                                                                          0.44

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.31
  I_BLENDER_0/mega_shift_reg[10][21]/CLK (SDFFARX1_HVT)                                                  0.06      0.00      0.31 r
  clock uncertainty                                                                                                0.04      0.35
  library hold time                                                                                                0.09      0.44
  data required time                                                                                                         0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.44
  data arrival time                                                                                                         -0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.06      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17]/RSTB (SDFFARX2_LVT)                                    0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17]/CLK (SDFFARX2_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.06      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][21] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][21]/RSTB (SDFFARX1_HVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][21]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[0] (SRAMLP2RW128x16)                                          0.13      0.05      0.36 f
  I_RISC_CORE/RegPort_B[0] (net)                                                        1      4.58
  I_RISC_CORE/U399/A4 (AO22X1_HVT)                                                                       0.13     -0.04      0.33 f
  I_RISC_CORE/U399/Y (AO22X1_HVT)                                                                        0.02      0.03      0.36 f
  I_RISC_CORE/I_DATA_PATH/N49 (net)                                                     1      0.68
  I_RISC_CORE/ropt_h_inst_55583/A (NBUFFX2_HVT)                                                          0.02      0.00      0.36 f
  I_RISC_CORE/ropt_h_inst_55583/Y (NBUFFX2_HVT)                                                          0.02      0.02      0.38 f
  I_RISC_CORE/ropt_net_30114 (net)                                                      1      3.38
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/D (SDFFARX1_LVT)                                                0.02     -0.00      0.38 f
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][20]/RSTB (SDFFARX1_HVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][20]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2]/RSTB (SDFFARX1_RVT)                                     0.03      0.00      0.36 r
  data arrival time                                                                                                          0.36

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][2]/CLK (SDFFARX1_RVT)                                      0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[4] (SRAMLP2RW64x32)                                    0.33      0.18      0.31 r
  I_SDRAM_TOP/net_sdram_if_wDQ[4] (net)                                                 1     29.57
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF9/A (NBUFFX2_HVT)                                             0.33     -0.10      0.21 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF9/Y (NBUFFX2_HVT)                                             0.07      0.04      0.26 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET9 (net)                                      1      1.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4]/D (SDFFARX2_HVT)                                        0.07     -0.02      0.24 r
  data arrival time                                                                                                          0.24

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[26] (SRAMLP2RW64x32)                                   0.07      0.06      0.19 r
  I_SDRAM_TOP/net_sdram_if_wDQ[26] (net)                                                1      4.89
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF37/A (NBUFFX2_HVT)                                                       0.07     -0.01      0.18 r
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF37/Y (NBUFFX2_HVT)                                                       0.03      0.04      0.22 r
  I_SDRAM_TOP/net_PTECO_HOLD_NET37 (net)                                                1      3.09
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF31/A (NBUFFX4_HVT)                                                       0.03     -0.00      0.21 r
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF31/Y (NBUFFX4_HVT)                                                       0.04      0.05      0.26 r
  I_SDRAM_TOP/net_PTECO_HOLD_NET31 (net)                                                1     21.86
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26]/D (SDFFARX1_RVT)                                       0.04     -0.00      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26]/CLK (SDFFARX1_RVT)                                     0.04      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                               -0.03      0.26
  data required time                                                                                                         0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.26
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14]/CLK (SDFFARX1_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O2[1] (SRAMLP2RW32x4)                                        0.17      0.11      0.23 r
  I_PCI_TOP/net_pci_write_data[5] (net)                                                 1     14.39
  I_PCI_TOP/U594/A (NBUFFX4_HVT)                                                                         0.17     -0.05      0.18 r
  I_PCI_TOP/U594/Y (NBUFFX4_HVT)                                                                         0.06      0.07      0.25 r
  I_PCI_TOP/n588 (net)                                                                  2     20.02
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5]/D (SDFFARX1_HVT)                                            0.06     -0.01      0.24 r
  data arrival time                                                                                                          0.24

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5]/CLK (SDFFARX1_HVT)                                          0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15]/CLK (SDFFARX1_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O2[3] (SRAMLP2RW32x4)                                        0.18      0.11      0.24 r
  I_PCI_TOP/net_pci_write_data[7] (net)                                                 1     15.18
  I_PCI_TOP/U591/A (NBUFFX4_HVT)                                                                         0.18     -0.09      0.15 r
  I_PCI_TOP/U591/Y (NBUFFX4_HVT)                                                                         0.06      0.07      0.22 r
  I_PCI_TOP/n585 (net)                                                                  2     20.23
  I_PCI_TOP/ropt_h_inst_55541/A (NBUFFX2_HVT)                                                            0.06     -0.01      0.21 r
  I_PCI_TOP/ropt_h_inst_55541/Y (NBUFFX2_HVT)                                                            0.02      0.03      0.24 r
  I_PCI_TOP/ropt_net_30072 (net)                                                        1      0.85
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7]/D (SDFFARX1_HVT)                                            0.02     -0.00      0.24 r
  data arrival time                                                                                                          0.24

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7]/CLK (SDFFARX1_HVT)                                          0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][11] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O2[3] (SRAMLP2RW32x4)                                        0.07      0.06      0.19 r
  I_PCI_TOP/net_pci_write_data[11] (net)                                                1      5.19
  I_PCI_TOP/U596/A (NBUFFX4_HVT)                                                                         0.07     -0.02      0.17 r
  I_PCI_TOP/U596/Y (NBUFFX4_HVT)                                                                         0.05      0.06      0.23 r
  I_PCI_TOP/n590 (net)                                                                  2     25.67
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][11]/D (SDFFARX1_RVT)                                           0.05     -0.00      0.23 r
  data arrival time                                                                                                          0.23

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][11]/CLK (SDFFARX1_RVT)                                         0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.03      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54956/A (NBUFFX2_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54956/Y (NBUFFX2_HVT)                                               0.02      0.03      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29831 (net)                                           1      1.31
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][12]/RSTB (SDFFARX1_LVT)                                    0.02      0.00      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][12]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.06      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54955/A (NBUFFX2_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54955/Y (NBUFFX2_HVT)                                               0.02      0.03      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29830 (net)                                           1      1.37
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][28]/RSTB (SDFFARX1_LVT)                                    0.02      0.00      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][28]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.06      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[2] (SRAMLP2RW128x16)                                          0.14      0.05      0.36 f
  I_RISC_CORE/RegPort_B[2] (net)                                                        1      4.65
  I_RISC_CORE/U396/A4 (AO22X1_HVT)                                                                       0.14     -0.06      0.30 f
  I_RISC_CORE/U396/Y (AO22X1_HVT)                                                                        0.03      0.05      0.35 f
  I_RISC_CORE/I_DATA_PATH/N51 (net)                                                     1      4.14
  I_RISC_CORE/ropt_h_inst_55544/A (NBUFFX4_HVT)                                                          0.03     -0.01      0.34 f
  I_RISC_CORE/ropt_h_inst_55544/Y (NBUFFX4_HVT)                                                          0.01      0.02      0.36 f
  I_RISC_CORE/ropt_net_30075 (net)                                                      1      1.63
  I_RISC_CORE/ropt_h_inst_55545/A (NBUFFX2_HVT)                                                          0.01     -0.00      0.36 f
  I_RISC_CORE/ropt_h_inst_55545/Y (NBUFFX2_HVT)                                                          0.01      0.02      0.38 f
  I_RISC_CORE/ropt_net_30076 (net)                                                      1      0.88
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2]/D (SDFFARX1_LVT)                                                0.01      0.00      0.38 f
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[2]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[13] (SRAMLP2RW128x16)                                         0.19      0.13      0.44 r
  I_RISC_CORE/RegPort_B[13] (net)                                                       1     24.75
  I_RISC_CORE/U402/A2 (AND2X1_HVT)                                                                       0.19     -0.08      0.36 r
  I_RISC_CORE/U402/Y (AND2X1_HVT)                                                                        0.02      0.02      0.38 r
  I_RISC_CORE/I_DATA_PATH/N62 (net)                                                     1      1.43
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13]/D (SDFFARX2_LVT)                                               0.02     -0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[13]/CLK (SDFFARX2_LVT)                                             0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                  0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                  0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                              25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10]/RSTB (SDFFARX1_HVT)                                     0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][10]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                  0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                  0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                              25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2]/RSTB (SDFFARX1_HVT)                                      0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][2]/CLK (SDFFARX1_HVT)                                       0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                  0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                  0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                              25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0]/RSTB (SDFFARX1_HVT)                                      0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][0]/CLK (SDFFARX1_HVT)                                       0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                 0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                              30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][29]/RSTB (SDFFARX1_HVT)                                     0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][29]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][27] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7/O2[3] (SRAMLP2RW32x4)                                        0.12      0.09      0.22 r
  I_PCI_TOP/net_pci_write_data[27] (net)                                                1     10.16
  I_PCI_TOP/U_1_PTECO_HOLD_BUF18/A (NBUFFX4_HVT)                                                         0.12     -0.03      0.19 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF18/Y (NBUFFX4_HVT)                                                         0.04      0.04      0.23 r
  I_PCI_TOP/net_PTECO_HOLD_NET18 (net)                                                  1      2.28
  I_PCI_TOP/U_1_PTECO_HOLD_BUF34/A (NBUFFX2_HVT)                                                         0.04     -0.01      0.22 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF34/Y (NBUFFX2_HVT)                                                         0.02      0.03      0.25 r
  I_PCI_TOP/net_PTECO_HOLD_NET34 (net)                                                  1      2.17
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][27]/D (SDFFARX1_HVT)                                           0.02     -0.01      0.25 r
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][27]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54913/A (NBUFFX2_HVT)                                               0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54913/Y (NBUFFX2_HVT)                                               0.02      0.03      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29788 (net)                                           2      2.52
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18]/RSTB (SDFFARX1_RVT)                                    0.02     -0.00      0.36 r
  data arrival time                                                                                                          0.36

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18]/CLK (SDFFARX1_RVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.06      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                 0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                              30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][26]/RSTB (SDFFARX1_HVT)                                     0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][26]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][22]/CLK (SDFFARX2_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19]/CLK (SDFFARX2_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][20]/CLK (SDFFARX2_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][21]/CLK (SDFFARX2_HVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                 0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                              28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][22]/RSTB (SDFFARX1_HVT)                                     0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][22]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[31] (SRAMLP2RW64x32)                                   0.35      0.19      0.32 r
  I_SDRAM_TOP/net_sdram_if_wDQ[31] (net)                                                1     31.26
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF4/A (NBUFFX2_HVT)                                             0.35     -0.12      0.20 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF4/Y (NBUFFX2_HVT)                                             0.07      0.04      0.24 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET4 (net)                                      1      0.70
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31]/D (SDFFARX2_HVT)                                       0.07     -0.00      0.24 r
  data arrival time                                                                                                          0.24

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                 0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                              28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6]/RSTB (SDFFARX1_HVT)                                      0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][6]/CLK (SDFFARX1_HVT)                                       0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                 0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                              28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1]/RSTB (SDFFARX1_HVT)                                      0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][1]/CLK (SDFFARX1_HVT)                                       0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[14] (SRAMLP2RW128x16)                                         0.19      0.13      0.45 r
  I_RISC_CORE/RegPort_B[14] (net)                                                       1     24.84
  I_RISC_CORE/U406/A2 (AND2X1_HVT)                                                                       0.19     -0.09      0.36 r
  I_RISC_CORE/U406/Y (AND2X1_HVT)                                                                        0.02      0.02      0.38 r
  I_RISC_CORE/I_DATA_PATH/N63 (net)                                                     1      1.56
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14]/D (SDFFARX1_LVT)                                               0.02     -0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[14]/CLK (SDFFARX1_LVT)                                             0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                 0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                              30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][18]/RSTB (SDFFARX1_HVT)                                     0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][18]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][9] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][9]/RSTB (SDFFARX1_HVT)                                          0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][9]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[14] (SRAMLP2RW64x32)                                   0.25      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[14] (net)                                                1     22.70
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF5/A (NBUFFX2_HVT)                                             0.25     -0.06      0.22 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF5/Y (NBUFFX2_HVT)                                             0.06      0.04      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET5 (net)                                      1      0.77
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14]/D (SDFFARX1_HVT)                                       0.06      0.00      0.27 r
  data arrival time                                                                                                          0.27

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][14]/CLK (SDFFARX1_HVT)                                     0.04      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                               -0.02      0.27
  data required time                                                                                                         0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.27
  data arrival time                                                                                                         -0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[4] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[4]/CLK (SDFFX1_HVT)                                                 0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[4]/Q (SDFFX1_HVT)                                                   0.03      0.10      0.21 f
  I_SDRAM_TOP/I_SDRAM_IF/n17996 (net)                                                   1      1.90
  I_SDRAM_TOP/I_SDRAM_IF/U7311/A (NBUFFX4_HVT)                                                           0.03     -0.00      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/U7311/Y (NBUFFX4_HVT)                                                           0.05      0.05      0.25 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[4] (net)                                       2     23.16
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[4] (SRAMLP2RW64x32)                                     0.05     -0.01      0.24 f
  data arrival time                                                                                                          0.24

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.06      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[11] (SRAMLP2RW128x16)                                         0.19      0.13      0.45 r
  I_RISC_CORE/RegPort_B[11] (net)                                                       1     25.01
  I_RISC_CORE/U400/A2 (AND2X1_HVT)                                                                       0.19     -0.09      0.35 r
  I_RISC_CORE/U400/Y (AND2X1_HVT)                                                                        0.02      0.02      0.38 r
  I_RISC_CORE/I_DATA_PATH/N60 (net)                                                     1      1.18
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11]/D (SDFFARX1_RVT)                                               0.02     -0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[11]/CLK (SDFFARX1_RVT)                                             0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.02      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][18] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][18]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][18]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][17] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][17]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][17]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][20] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][20]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][20]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[0] (SRAMLP2RW64x32)                                    0.26      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[0] (net)                                                 1     23.10
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0]/D (SDFFARX2_HVT)                                        0.26     -0.03      0.25 r
  data arrival time                                                                                                          0.25

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.01      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][21] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][21]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][21]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][24] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][24]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][24]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][23] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][23]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][23]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PARSER/out_bus_reg[1] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PARSER/out_bus_reg[1]/CLK (SDFFARX2_HVT)                                                             0.05      0.00      0.25 r
  I_PARSER/out_bus_reg[1]/Q (SDFFARX2_HVT)                                                               0.03      0.12      0.37 r
  I_PARSER/risc_Instrn_lo[1] (net)                                                      2      4.58
  I_RISC_CORE/Instrn[1]_UPF_LS/A (LSUPX1_RVT)                                                            0.03     -0.00      0.37 r
  I_RISC_CORE/Instrn[1]_UPF_LS/Y (LSUPX1_RVT)                                                            0.02      0.05      0.41 r
  I_RISC_CORE/n[585] (net)                                                              1      3.14
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1]/D (SDFFARX1_LVT)                                         0.02     -0.00      0.41 r
  data arrival time                                                                                                          0.41

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[1]/CLK (SDFFARX1_LVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.01      0.41
  data required time                                                                                                         0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.41
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][7] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][7]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][7]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                               0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                               0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                               40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][28]/RSTB (SDFFARX1_HVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25
  clock reconvergence pessimism                                                                                   -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][28]/CLK (SDFFARX1_HVT)                                     0.03      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][3] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O2[3] (SRAMLP2RW32x4)                                        0.11      0.08      0.21 r
  I_PCI_TOP/net_pci_write_data[3] (net)                                                 1      9.36
  I_PCI_TOP/U585/A (NBUFFX4_HVT)                                                                         0.11     -0.05      0.16 r
  I_PCI_TOP/U585/Y (NBUFFX4_HVT)                                                                         0.05      0.06      0.22 r
  I_PCI_TOP/n579 (net)                                                                  2     19.60
  I_PCI_TOP/ropt_h_inst_55542/A (NBUFFX2_HVT)                                                            0.05     -0.01      0.22 r
  I_PCI_TOP/ropt_h_inst_55542/Y (NBUFFX2_HVT)                                                            0.02      0.03      0.25 r
  I_PCI_TOP/ropt_net_30073 (net)                                                        1      0.70
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][3]/D (SDFFARX1_HVT)                                            0.02     -0.00      0.25 r
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][3]/CLK (SDFFARX1_HVT)                                          0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: snps_OCC_controller/U_clk_control_i_0/load_n_meta_0_l_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24

  snps_OCC_controller/U_clk_control_i_0/load_n_meta_0_l_reg/CLK (DFFARX1_RVT)                            0.03      0.00      0.24 r
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_0_l_reg/Q (DFFARX1_RVT)                              0.03      0.08      0.32 r
  snps_OCC_controller/U_clk_control_i_0/n21 (net)                                       1      1.94
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg/D (DFFARX1_RVT)                              0.03     -0.00      0.32 r
  data arrival time                                                                                                          0.32

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.30      0.30
  clock reconvergence pessimism                                                                                   -0.02      0.28
  snps_OCC_controller/U_clk_control_i_0/load_n_meta_1_l_reg/CLK (DFFARX1_RVT)                            0.03      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                               -0.00      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][9] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[9] (SRAMLP2RW64x32)                                    0.29      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[9] (net)                                                 1     25.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][9]/D (SDFFARX2_LVT)                                        0.29     -0.03      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][9]/CLK (SDFFARX2_LVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.00      0.26
  data required time                                                                                                         0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.26
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][19] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][19]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][19]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][18]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][18]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][2]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][19]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][19]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][20]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][20]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][15]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][21] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][21]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][21]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][5]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                  0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                  0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                              30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][31]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][31]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][3]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][6]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][4]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1]/RSTB (SDFFARX1_LVT)                                     0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][1]/CLK (SDFFARX1_LVT)                                      0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][14]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][30]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][30]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/A (NBUFFX8_HVT)                                                0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_19438_800/Y (NBUFFX8_HVT)                                                0.03      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_78 (net)                                               27     33.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17]/RSTB (SDFFARX1_LVT)                                    0.03      0.00      0.37 r
  data arrival time                                                                                                          0.37

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[21][17]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                              23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][19]/RSTB (SDFFARX1_HVT)                                    0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][19]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][16] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][16]/RSTB (SDFFARX2_HVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][16]/CLK (SDFFARX2_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[22] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[22]/CLK (SDFFX2_LVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[22]/Q (SDFFX2_LVT)                                                  0.02      0.07      0.18 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[22] (net)                                      1      1.05
  I_SDRAM_TOP/U285/A (NBUFFX2_HVT)                                                                       0.02     -0.00      0.18 f
  I_SDRAM_TOP/U285/Y (NBUFFX2_HVT)                                                                       0.01      0.03      0.21 f
  I_SDRAM_TOP/n244 (net)                                                                1      1.12
  I_SDRAM_TOP/ZBUF_26_inst_55257/A (NBUFFX4_HVT)                                                         0.01     -0.00      0.21 f
  I_SDRAM_TOP/ZBUF_26_inst_55257/Y (NBUFFX4_HVT)                                                         0.06      0.05      0.26 f
  I_SDRAM_TOP/ZBUF_26_122 (net)                                                         2     27.38
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[22] (SRAMLP2RW64x32)                                    0.06     -0.01      0.24 f
  data arrival time                                                                                                          0.24

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.06      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][23] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                              23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][23]/RSTB (SDFFARX1_HVT)                                    0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][23]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][3] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][3]/RSTB (SDFFARX2_HVT)                                          0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][3]/CLK (SDFFARX2_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][4] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][4]/RSTB (SDFFARX2_HVT)                                          0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][4]/CLK (SDFFARX2_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][28] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][28]/RSTB (SDFFARX1_RVT)                                                 0.04      0.00      0.43 r
  data arrival time                                                                                                          0.43

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.32
  I_BLENDER_0/mega_shift_reg[10][28]/CLK (SDFFARX1_RVT)                                                  0.06      0.00      0.32 r
  clock uncertainty                                                                                                0.04      0.36
  library hold time                                                                                                0.07      0.43
  data required time                                                                                                         0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.43
  data arrival time                                                                                                         -0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][2] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][2]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][2]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][4] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][4]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][4]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[3] (SRAMLP2RW128x16)                                          0.15      0.07      0.38 r
  I_RISC_CORE/I_REG_FILE/data_out_C[3] (net)                                            1      9.01
  I_RISC_CORE/U241/A0 (HADDX1_HVT)                                                                       0.15     -0.06      0.32 r
  I_RISC_CORE/U241/SO (HADDX1_HVT)                                                                       0.03      0.04      0.36 r
  I_RISC_CORE/RESULT_DATA[3] (net)                                                      2      2.36
  I_RISC_CORE/U388/A1 (AND2X1_HVT)                                                                       0.03     -0.00      0.36 r
  I_RISC_CORE/U388/Y (AND2X1_HVT)                                                                        0.02      0.02      0.38 r
  I_RISC_CORE/I_DATA_PATH/N16 (net)                                                     1      1.52
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3]/D (SDFFARX1_LVT)                                                0.02     -0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[3]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.35 r
  clock uncertainty                                                                                                0.04      0.39
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][21] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][21]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][21]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][16] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][16]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][16]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][19] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][19]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][19]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0]/CLK (SDFFARX2_HVT)                      0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0]/Q (SDFFARX2_HVT)                        0.03      0.12      0.34 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[0] (net)                                       3      4.03
  I_SDRAM_TOP/U294/A (NBUFFX4_HVT)                                                                       0.03     -0.00      0.34 f
  I_SDRAM_TOP/U294/Y (NBUFFX4_HVT)                                                                       0.04      0.05      0.39 f
  I_SDRAM_TOP/test_so6_gOb74 (net)                                                      3     18.32
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[0] (SRAMLP2RW64x32)                                    0.04      0.00      0.39 f
  data arrival time                                                                                                          0.39

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.07      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][3] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][3]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][3]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][15] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O2[3] (SRAMLP2RW32x4)                                        0.13      0.09      0.23 r
  I_PCI_TOP/net_pci_write_data[15] (net)                                                2     11.28
  I_PCI_TOP/U_1_PTECO_HOLD_BUF25/A (NBUFFX2_HVT)                                                         0.13     -0.02      0.21 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF25/Y (NBUFFX2_HVT)                                                         0.04      0.04      0.25 r
  I_PCI_TOP/net_PTECO_HOLD_NET25 (net)                                                  1      0.84
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][15]/D (SDFFARX1_HVT)                                           0.04      0.00      0.25 r
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][15]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][15] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][15]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][15]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][5] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][5]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][5]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][9] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][9]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][9]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][6] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][6]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][6]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][10] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][10]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][10]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][11] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][11]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][11]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                              23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][18]/RSTB (SDFFARX1_HVT)                                    0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][18]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][12] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][12]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][12]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][26] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][26]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][26]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][0] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][0]/RSTB (SDFFARX2_HVT)                                          0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][0]/CLK (SDFFARX2_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][25] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][25]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][25]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][18] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][18]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][18]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][17] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][17]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][17]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][20] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][20]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][20]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PARSER/out_bus_reg[6] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PARSER/out_bus_reg[6]/CLK (SDFFARX1_RVT)                                                             0.05      0.00      0.25 r
  I_PARSER/out_bus_reg[6]/Q (SDFFARX1_RVT)                                                               0.04      0.10      0.35 f
  I_PARSER/risc_Instrn_lo[6] (net)                                                      2      5.13
  I_RISC_CORE/Instrn[6]_UPF_LS/A (LSUPX2_HVT)                                                            0.04     -0.00      0.35 f
  I_RISC_CORE/Instrn[6]_UPF_LS/Y (LSUPX2_HVT)                                                            0.01      0.06      0.41 f
  I_RISC_CORE/n[580] (net)                                                              1      0.71
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6]/D (SDFFARX1_RVT)                                         0.01      0.00      0.41 f
  data arrival time                                                                                                          0.41

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6]/CLK (SDFFARX1_RVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.01      0.41
  data required time                                                                                                         0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.41
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                              23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][16]/RSTB (SDFFARX1_HVT)                                    0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][16]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][14] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][14]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][14]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[7] (SRAMLP2RW64x32)                                    0.28      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[7] (net)                                                 1     25.14
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7]/D (SDFFARX2_HVT)                                        0.28     -0.03      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.01      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                  0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                  0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                              30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][26]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][26]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.09      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][13] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O2[1] (SRAMLP2RW32x4)                                        0.13      0.09      0.22 f
  I_PCI_TOP/net_pci_write_data[13] (net)                                                2     10.50
  I_PCI_TOP/U_1_PTECO_HOLD_BUF26/A (NBUFFX2_HVT)                                                         0.13     -0.01      0.21 f
  I_PCI_TOP/U_1_PTECO_HOLD_BUF26/Y (NBUFFX2_HVT)                                                         0.03      0.04      0.25 f
  I_PCI_TOP/net_PTECO_HOLD_NET26 (net)                                                  1      0.87
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][13]/D (SDFFARX1_RVT)                                           0.03      0.00      0.25 f
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][13]/CLK (SDFFARX1_RVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54913/A (NBUFFX2_HVT)                                               0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54913/Y (NBUFFX2_HVT)                                               0.02      0.03      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29788 (net)                                           2      2.52
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16]/RSTB (SDFFARX2_HVT)                                    0.02     -0.00      0.36 r
  data arrival time                                                                                                          0.36

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][16]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.08      0.35
  data required time                                                                                                         0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.35
  data arrival time                                                                                                         -0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][8] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][8]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][8]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][18] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][18]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][18]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][6] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][6]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][6]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[13] (SRAMLP2RW64x32)                                   0.27      0.15      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[13] (net)                                                1     24.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13]/D (SDFFARX1_LVT)                                       0.27     -0.03      0.25 r
  data arrival time                                                                                                          0.25

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][13]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.01      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][10] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/CE2 (SRAMLP2RW32x4)                                          0.06      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O2[2] (SRAMLP2RW32x4)                                        0.13      0.09      0.22 r
  I_PCI_TOP/net_pci_write_data[10] (net)                                                1     10.87
  I_PCI_TOP/U597/A (NBUFFX4_HVT)                                                                         0.13     -0.03      0.19 r
  I_PCI_TOP/U597/Y (NBUFFX4_HVT)                                                                         0.05      0.06      0.25 r
  I_PCI_TOP/n591 (net)                                                                  2     20.89
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][10]/D (SDFFARX1_HVT)                                           0.05     -0.00      0.25 r
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][10]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.00



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                 0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                              23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][22]/RSTB (SDFFARX2_HVT)                                    0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][22]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PARSER/out_bus_reg[2] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PARSER/out_bus_reg[2]/CLK (SDFFARX2_HVT)                                                             0.05      0.00      0.25 r
  I_PARSER/out_bus_reg[2]/Q (SDFFARX2_HVT)                                                               0.03      0.12      0.37 r
  I_PARSER/risc_Instrn_lo[2] (net)                                                      2      3.76
  I_RISC_CORE/Instrn[2]_UPF_LS/A (LSUPX1_RVT)                                                            0.03     -0.00      0.37 r
  I_RISC_CORE/Instrn[2]_UPF_LS/Y (LSUPX1_RVT)                                                            0.02      0.04      0.41 r
  I_RISC_CORE/n[584] (net)                                                              1      2.16
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2]/D (SDFFARX1_RVT)                                         0.02     -0.00      0.41 r
  data arrival time                                                                                                          0.41

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[2]/CLK (SDFFARX1_RVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.02      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                               0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                               0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                               40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][26]/RSTB (SDFFARX1_LVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][26]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                               0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                               0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                               40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14]/RSTB (SDFFARX1_LVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][14]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][9] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][9]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][9]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                               0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                               0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                               40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][22]/RSTB (SDFFARX1_LVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][22]/CLK (SDFFARX1_LVT)                                     0.03      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][1] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][1]/RSTB (SDFFARX2_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][1]/CLK (SDFFARX2_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][0] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][0]/RSTB (SDFFARX2_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][0]/CLK (SDFFARX2_HVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.08      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PARSER/out_bus_reg[3] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PARSER/out_bus_reg[3]/CLK (SDFFARX2_HVT)                                                             0.05      0.00      0.25 r
  I_PARSER/out_bus_reg[3]/Q (SDFFARX2_HVT)                                                               0.03      0.12      0.37 r
  I_PARSER/risc_Instrn_lo[3] (net)                                                      2      3.92
  I_RISC_CORE/Instrn[3]_UPF_LS/A (LSUPX1_RVT)                                                            0.03     -0.00      0.37 r
  I_RISC_CORE/Instrn[3]_UPF_LS/Y (LSUPX1_RVT)                                                            0.02      0.04      0.41 r
  I_RISC_CORE/n[583] (net)                                                              1      0.91
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3]/D (SDFFARX1_RVT)                                         0.02      0.00      0.41 r
  data arrival time                                                                                                          0.41

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[3]/CLK (SDFFARX1_RVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.02      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][30] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.14      0.14

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.14 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8/O2[2] (SRAMLP2RW32x4)                                        0.11      0.08      0.22 r
  I_PCI_TOP/net_pci_write_data[30] (net)                                                1      9.36
  I_PCI_TOP/U_1_PTECO_HOLD_BUF20/A (NBUFFX2_HVT)                                                         0.11     -0.03      0.19 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF20/Y (NBUFFX2_HVT)                                                         0.03      0.04      0.23 r
  I_PCI_TOP/net_PTECO_HOLD_NET20 (net)                                                  1      1.84
  I_PCI_TOP/U_1_PTECO_HOLD_BUF33/A (NBUFFX2_HVT)                                                         0.03     -0.00      0.23 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF33/Y (NBUFFX2_HVT)                                                         0.02      0.03      0.26 r
  I_PCI_TOP/net_PTECO_HOLD_NET33 (net)                                                  1      1.70
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][30]/D (SDFFARX1_HVT)                                           0.02     -0.00      0.25 r
  data arrival time                                                                                                          0.25

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][30]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/Q (SDFFARX1_HVT)                        0.05      0.12      0.35 f
  I_SDRAM_TOP/test_so5_gOb43 (net)                                                      4      5.24
  I_SDRAM_TOP/HFSBUF_78_1894/A (NBUFFX4_HVT)                                                             0.05     -0.00      0.35 f
  I_SDRAM_TOP/HFSBUF_78_1894/Y (NBUFFX4_HVT)                                                             0.04      0.05      0.39 f
  I_SDRAM_TOP/HFSNET_90 (net)                                                           2     16.72
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[3] (SRAMLP2RW64x32)                                    0.04     -0.00      0.39 f
  data arrival time                                                                                                          0.39

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.07      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][5] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][5]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][5]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][0] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][0]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][0]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][20] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][20]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][20]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[11] (SRAMLP2RW64x32)                                   0.27      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[11] (net)                                                1     24.52
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11]/D (SDFFARX2_HVT)                                       0.27     -0.03      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.01      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][11] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][11]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][11]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CONTEXT_MEM/ram_read_addr_reg[3] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_CONTEXT_MEM/ram_read_addr_reg[3]/CLK (SDFFARX1_HVT)                                                  0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_read_addr_reg[3]/Q (SDFFARX1_HVT)                                                    0.03      0.11      0.36 f
  I_CONTEXT_MEM/ram_read_addr[3] (net)                                                  1      2.55
  I_CONTEXT_MEM/U263/A (NBUFFX8_HVT)                                                                     0.03     -0.00      0.36 f
  I_CONTEXT_MEM/U263/Y (NBUFFX8_HVT)                                                                     0.04      0.05      0.41 f
  I_CONTEXT_MEM/n151 (net)                                                              9     41.16
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] (SRAMLP2RW64x8)                                                  0.04      0.00      0.41 f
  data arrival time                                                                                                          0.41

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 (SRAMLP2RW64x8)                                                    0.06      0.00      0.30 r
  clock uncertainty                                                                                                0.04      0.34
  library hold time                                                                                                0.07      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][13] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][13]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][13]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.09      0.09

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2]/CLK (SDFFARX1_LVT)                      0.03      0.00      0.09 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[2]/Q (SDFFARX1_LVT)                        0.03      0.07      0.16 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/rd_addr[2] (net)                                       4      4.46
  I_SDRAM_TOP/ZBUF_8_inst_55261/A (NBUFFX4_HVT)                                                          0.03      0.00      0.16 f
  I_SDRAM_TOP/ZBUF_8_inst_55261/Y (NBUFFX4_HVT)                                                          0.03      0.04      0.21 f
  I_SDRAM_TOP/ZBUF_8_125 (net)                                                          2     17.32
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/A2[2] (SRAMLP2RW64x32)                                    0.03      0.00      0.21 f
  data arrival time                                                                                                          0.21

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11
  clock reconvergence pessimism                                                                                   -0.01      0.10
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/CE2 (SRAMLP2RW64x32)                                      0.04      0.00      0.10 r
  clock uncertainty                                                                                                0.04      0.14
  library hold time                                                                                                0.06      0.20
  data required time                                                                                                         0.20
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.20
  data arrival time                                                                                                         -0.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][23] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][23]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][23]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[7] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[7]/CLK (SDFFX1_HVT)                                                 0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[7]/Q (SDFFX1_HVT)                                                   0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[7] (net)                                       1      0.74
  I_SDRAM_TOP/U291/A (NBUFFX2_HVT)                                                                       0.02      0.00      0.20 f
  I_SDRAM_TOP/U291/Y (NBUFFX2_HVT)                                                                       0.02      0.03      0.23 f
  I_SDRAM_TOP/n250 (net)                                                                2      2.25
  I_SDRAM_TOP/copt_h_inst_54990/A (NBUFFX8_HVT)                                                          0.02      0.00      0.23 f
  I_SDRAM_TOP/copt_h_inst_54990/Y (NBUFFX8_HVT)                                                          0.03      0.04      0.26 f
  I_SDRAM_TOP/copt_net_29865 (net)                                                      1     27.91
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[7] (SRAMLP2RW64x32)                                     0.04     -0.01      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][26] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][26]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][26]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[6] (SRAMLP2RW64x32)                                    0.27      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[6] (net)                                                 1     24.02
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF6/A (NBUFFX2_HVT)                                             0.27     -0.07      0.21 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF6/Y (NBUFFX2_HVT)                                             0.06      0.04      0.26 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET6 (net)                                      1      0.84
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6]/D (SDFFARX2_HVT)                                        0.06     -0.01      0.25 r
  data arrival time                                                                                                          0.25

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.09      0.09

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1]/CLK (SDFFARX1_LVT)                      0.03      0.00      0.09 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/count_int_reg[1]/Q (SDFFARX1_LVT)                        0.03      0.07      0.16 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/rd_addr[1] (net)                                       4      4.96
  I_SDRAM_TOP/ZBUF_8_inst_55260/A (NBUFFX4_HVT)                                                          0.03     -0.00      0.16 f
  I_SDRAM_TOP/ZBUF_8_inst_55260/Y (NBUFFX4_HVT)                                                          0.03      0.04      0.21 f
  I_SDRAM_TOP/ZBUF_8_124 (net)                                                          2     16.39
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/A2[1] (SRAMLP2RW64x32)                                    0.03      0.00      0.21 f
  data arrival time                                                                                                          0.21

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11
  clock reconvergence pessimism                                                                                   -0.01      0.10
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/CE2 (SRAMLP2RW64x32)                                      0.04      0.00      0.10 r
  clock uncertainty                                                                                                0.04      0.14
  library hold time                                                                                                0.06      0.20
  data required time                                                                                                         0.20
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.20
  data arrival time                                                                                                         -0.21
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CONTEXT_MEM/ram_write_addr_reg[5] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_CONTEXT_MEM/ram_write_addr_reg[5]/CLK (SDFFARX1_HVT)                                                 0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_write_addr_reg[5]/Q (SDFFARX1_HVT)                                                   0.03      0.10      0.35 f
  I_CONTEXT_MEM/ram_write_addr[5] (net)                                                 1      1.72
  I_CONTEXT_MEM/copt_h_inst_54960/A (NBUFFX4_HVT)                                                        0.03     -0.00      0.35 f
  I_CONTEXT_MEM/copt_h_inst_54960/Y (NBUFFX4_HVT)                                                        0.05      0.05      0.41 f
  I_CONTEXT_MEM/copt_net_29835 (net)                                                    6     24.71
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] (SRAMLP2RW64x8)                                                  0.05      0.00      0.41 f
  data arrival time                                                                                                          0.41

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.30 r
  clock uncertainty                                                                                                0.04      0.34
  library hold time                                                                                                0.06      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][17] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20

  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][17]/CLK (SDFFARX1_LVT)                                      0.04      0.00      0.20 r
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[0][17]/Q (SDFFARX1_LVT)                                        0.03      0.08      0.28 f
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0[0][17] (net)                                      2      2.42
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17]/D (SDFFARX1_RVT)                                               0.03     -0.00      0.28 f
  data arrival time                                                                                                          0.28

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.02      0.25
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17]/CLK (SDFFARX1_RVT)                                             0.05      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                               -0.02      0.27
  data required time                                                                                                         0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.27
  data arrival time                                                                                                         -0.28
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4]/RSTB (SDFFARX1_LVT)                                     0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][4]/CLK (SDFFARX1_LVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5]/RSTB (SDFFARX1_LVT)                                     0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.00      0.24
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][5]/CLK (SDFFARX1_LVT)                                      0.05      0.00      0.24 r
  clock uncertainty                                                                                                0.04      0.28
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17]/RSTB (SDFFARX1_LVT)                                    0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][17]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1]/RSTB (SDFFARX1_LVT)                                     0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][1]/CLK (SDFFARX1_LVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15]/RSTB (SDFFARX1_LVT)                                    0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][15]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sys_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/mega_shift_reg[10][27] (removal check against rising-edge clock clocked by SYS_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.22      0.22

  I_CLOCKING/sys_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.22 r
  I_CLOCKING/sys_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.31 r
  I_CLOCKING/sys_rst_n_buf (net)                                                        1      0.66
  I_CLOCKING/U5/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.31 r
  I_CLOCKING/U5/Y (AO22X1_RVT)                                                                           0.04      0.05      0.36 r
  I_CLOCKING/sys_rst_n (net)                                                            1      5.56
  copt_h_inst_54921/A (NBUFFX4_HVT)                                                                      0.04     -0.00      0.36 r
  copt_h_inst_54921/Y (NBUFFX4_HVT)                                                                      0.02      0.03      0.39 r
  copt_net_29796 (net)                                                                  1      1.45
  ZBUF_121_inst_55318/A (NBUFFX4_HVT)                                                                    0.02     -0.00      0.39 r
  ZBUF_121_inst_55318/Y (NBUFFX4_HVT)                                                                    0.04      0.05      0.43 r
  ZBUF_121_127 (net)                                                                    9     22.45
  I_BLENDER_0/mega_shift_reg[10][27]/RSTB (SDFFARX1_RVT)                                                 0.04      0.00      0.44 r
  data arrival time                                                                                                          0.44

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.01      0.31
  I_BLENDER_0/mega_shift_reg[10][27]/CLK (SDFFARX1_RVT)                                                  0.05      0.00      0.31 r
  clock uncertainty                                                                                                0.04      0.35
  library hold time                                                                                                0.07      0.43
  data required time                                                                                                         0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.43
  data arrival time                                                                                                         -0.44
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF30/A (NBUFFX2_HVT)                                            0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF30/Y (NBUFFX2_HVT)                                            0.02      0.03      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/eco_net_1_copt_net_29825 (net)                                 1      1.52
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10]/RSTB (SDFFARX1_HVT)                                    0.02     -0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][10]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_29/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_29/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)                                            1      0.66
  ZBUF_4_inst_53382/A (NBUFFX4_RVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_53382/Y (NBUFFX4_RVT)                                                                      0.03      0.03      2.23 r
  sd_DQ_out[29] (net)                                                                   1     13.84
  sd_DQ_out[29] (out)                                                                                    0.03      0.00      2.23 r
  data arrival time                                                                                                          2.23

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12]/RSTB (SDFFARX1_LVT)                                    0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][12]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][28]/RSTB (SDFFARX1_LVT)                                    0.03      0.01      0.35 r
  data arrival time                                                                                                          0.35

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[12][28]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.07      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                                           0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O2[3] (SRAMLP2RW32x4)                                         0.13      0.09      0.34 f
  I_PCI_TOP/pci_read_data[15] (net)                                                     1     11.14
  I_CONTEXT_MEM/SGI8_32571/A (NBUFFX16_HVT)                                                              0.13     -0.03      0.32 f
  I_CONTEXT_MEM/SGI8_32571/Y (NBUFFX16_HVT)                                                              0.06      0.06      0.38 f
  I_CONTEXT_MEM/n255 (net)                                                              5     68.40
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/I1[7] (SRAMLP2RW64x8)                                                  0.07      0.01      0.39 f
  data arrival time                                                                                                          0.39

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.06      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.26 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[15] (SRAMLP2RW128x16)                                         0.14      0.10      0.35 r
  I_RISC_CORE/RegPort_B[15] (net)                                                       1     24.66
  I_RISC_CORE/U405/A2 (AND2X1_HVT)                                                                       0.14     -0.06      0.29 r
  I_RISC_CORE/U405/Y (AND2X1_HVT)                                                                        0.01      0.02      0.32 r
  I_RISC_CORE/I_DATA_PATH/N64 (net)                                                     1      0.96
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15]/D (SDFFARX1_RVT)                                               0.01      0.00      0.32 r
  data arrival time                                                                                                          0.32

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.30      0.30
  clock reconvergence pessimism                                                                                   -0.02      0.29
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[15]/CLK (SDFFARX1_RVT)                                             0.02      0.00      0.29 r
  clock uncertainty                                                                                                0.04      0.33
  library hold time                                                                                               -0.02      0.31
  data required time                                                                                                         0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.31
  data arrival time                                                                                                         -0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][21] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][21]/RSTB (SDFFARX2_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][21]/CLK (SDFFARX2_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26]/RSTB (SDFFARX1_RVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][26]/CLK (SDFFARX1_RVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1]/Q (SDFFARX1_HVT)                        0.05      0.12      0.34 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[1] (net)                                       2      4.91
  I_SDRAM_TOP/U248/A (NBUFFX4_HVT)                                                                       0.05     -0.01      0.33 f
  I_SDRAM_TOP/U248/Y (NBUFFX4_HVT)                                                                       0.04      0.05      0.38 f
  I_SDRAM_TOP/dftopt8 (net)                                                             3     19.44
  I_SDRAM_TOP/copt_h_inst_54943/A (NBUFFX2_HVT)                                                          0.04     -0.01      0.37 f
  I_SDRAM_TOP/copt_h_inst_54943/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.40 f
  I_SDRAM_TOP/copt_net_29818 (net)                                                      1      0.46
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[1] (SRAMLP2RW64x32)                                    0.02     -0.00      0.40 f
  data arrival time                                                                                                          0.40

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.07      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[17] (SRAMLP2RW64x32)                                   0.28      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[17] (net)                                                1     25.07
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17]/D (SDFFARX2_LVT)                                       0.28     -0.02      0.27 r
  data arrival time                                                                                                          0.27

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][17]/CLK (SDFFARX2_LVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.01      0.26
  data required time                                                                                                         0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.26
  data arrival time                                                                                                         -0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24]/RSTB (SDFFARX1_RVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24]/CLK (SDFFARX1_RVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_1/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_1/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)                                             1      0.67
  ZBUF_4_inst_53461/A (NBUFFX2_LVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_53461/Y (NBUFFX2_LVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[1] (net)                                                                    1     11.66
  sd_DQ_out[1] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[24] (SRAMLP2RW64x32)                                   0.26      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[24] (net)                                                1     23.55
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF8/A (NBUFFX2_HVT)                                             0.26     -0.06      0.23 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF8/Y (NBUFFX2_HVT)                                             0.06      0.04      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET8 (net)                                      1      0.72
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24]/D (SDFFARX1_RVT)                                       0.06      0.00      0.27 r
  data arrival time                                                                                                          0.27

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][24]/CLK (SDFFARX1_RVT)                                     0.04      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                               -0.03      0.26
  data required time                                                                                                         0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.26
  data arrival time                                                                                                         -0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF35/A (NBUFFX2_HVT)                                            0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF35/Y (NBUFFX2_HVT)                                            0.02      0.03      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/eco_net_0_copt_net_29825 (net)                                 1      1.41
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][28]/RSTB (SDFFARX1_HVT)                                    0.02     -0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][28]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][28] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][28]/RSTB (SDFFARX2_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][28]/CLK (SDFFARX2_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[1] (SRAMLP2RW64x32)                                    0.29      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[1] (net)                                                 1     26.04
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1]/D (SDFFARX1_HVT)                                        0.29     -0.04      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_15/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_15/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)                                            1      0.60
  ZBUF_4_inst_53459/A (NBUFFX2_LVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_53459/Y (NBUFFX2_LVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[15] (net)                                                                   1     11.69
  sd_DQ_out[15] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PARSER/out_bus_reg[5] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.29      0.29

  I_PARSER/out_bus_reg[5]/CLK (SDFFARX1_LVT)                                                             0.06      0.00      0.29 r
  I_PARSER/out_bus_reg[5]/Q (SDFFARX1_LVT)                                                               0.03      0.09      0.37 r
  I_PARSER/risc_Instrn_lo[5] (net)                                                      3      4.22
  I_RISC_CORE/Instrn[5]_UPF_LS/A (LSUPX1_RVT)                                                            0.03     -0.00      0.37 r
  I_RISC_CORE/Instrn[5]_UPF_LS/Y (LSUPX1_RVT)                                                            0.02      0.04      0.41 r
  I_RISC_CORE/n[581] (net)                                                              1      1.72
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5]/D (SDFFARX1_RVT)                                         0.02     -0.00      0.41 r
  data arrival time                                                                                                          0.41

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[5]/CLK (SDFFARX1_RVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.02      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][24] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                          30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][24]/RSTB (SDFFARX2_HVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][24]/CLK (SDFFARX2_HVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.08      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF28/A (NBUFFX2_HVT)                                            0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF28/Y (NBUFFX2_HVT)                                            0.02      0.03      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET28 (net)                                     1      1.93
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][0]/RSTB (SDFFARX1_HVT)                                     0.02      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][0]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[17] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[17]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[17]/Q (SDFFX1_HVT)                                                  0.04      0.10      0.21 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[17] (net)                                      2      3.43
  I_SDRAM_TOP/ZBUF_17_inst_54609/A (NBUFFX4_HVT)                                                         0.04     -0.00      0.21 f
  I_SDRAM_TOP/ZBUF_17_inst_54609/Y (NBUFFX4_HVT)                                                         0.05      0.05      0.26 f
  I_SDRAM_TOP/ZBUF_17_87 (net)                                                          1     22.59
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[17] (SRAMLP2RW64x32)                                    0.05     -0.01      0.25 f
  data arrival time                                                                                                          0.25

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.06      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_27/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_27/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)                                            1      0.65
  ZBUF_4_inst_53452/A (NBUFFX2_LVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_53452/Y (NBUFFX2_LVT)                                                                      0.04      0.04      2.24 r
  sd_DQ_out[27] (net)                                                                   1     12.65
  sd_DQ_out[27] (out)                                                                                    0.04      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][3] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.17      0.17

  I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[3]/CLK (SDFFARX1_HVT)                                             0.04      0.00      0.17 r
  I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[3]/Q (SDFFARX1_HVT)                                               0.02      0.10      0.27 f
  I_PCI_TOP/n1714 (net)                                                                 1      1.13
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][3]/SI (SDFFARX1_HVT)                                            0.02     -0.00      0.27 f
  data arrival time                                                                                                          0.27

  clock ate_clk (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][3]/CLK (SDFFARX1_HVT)                                           0.06      0.00      0.26 r
  clock uncertainty                                                                                                0.02      0.28
  library hold time                                                                                               -0.02      0.26
  data required time                                                                                                         0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.26
  data arrival time                                                                                                         -0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[9] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[9]/CLK (SDFFX1_HVT)                                                 0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[9]/Q (SDFFX1_HVT)                                                   0.04      0.11      0.22 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[9] (net)                                       2      4.61
  I_SDRAM_TOP/ZBUF_4_inst_54611/A (NBUFFX4_HVT)                                                          0.04     -0.01      0.21 f
  I_SDRAM_TOP/ZBUF_4_inst_54611/Y (NBUFFX4_HVT)                                                          0.06      0.05      0.26 f
  I_SDRAM_TOP/ZBUF_4_87 (net)                                                           1     25.56
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[9] (SRAMLP2RW64x32)                                     0.06     -0.01      0.25 f
  data arrival time                                                                                                          0.25

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.06      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[23] (SRAMLP2RW64x32)                                   0.27      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[23] (net)                                                1     24.55
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23]/D (SDFFARX1_HVT)                                       0.27     -0.03      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                        0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                         0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                2      2.89
  I_RISC_CORE/SGI39_51656/A4 (AO22X1_HVT)                                                                0.02     -0.00      0.30 f
  I_RISC_CORE/SGI39_51656/Y (AO22X1_HVT)                                                                 0.02      0.03      0.32 f
  I_RISC_CORE/ZBUF_16_103 (net)                                                         1      2.32
  I_RISC_CORE/ZBUF_16_inst_53453/A (NBUFFX4_HVT)                                                         0.02     -0.00      0.32 f
  I_RISC_CORE/ZBUF_16_inst_53453/Y (NBUFFX4_HVT)                                                         0.04      0.03      0.35 f
  I_RISC_CORE/ZBUF_16_42 (net)                                                          4     26.09
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/I1[0] (SRAMLP2RW128x16)                                          0.04     -0.00      0.35 f
  data arrival time                                                                                                          0.35

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (SRAMLP2RW128x16)                                            0.03      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.04      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sys_clk_in_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_CLOCKING/sys_clk_in_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.00      0.00

  I_CLOCKING/sys_clk_in_reg/CLK (DFFX2_RVT)                                                              0.01      0.00      0.00 r
  I_CLOCKING/sys_clk_in_reg/QN (DFFX2_RVT)                                                               0.02      0.05      0.05 f
  I_CLOCKING/sys_clk_qn_d (net)                                                         1      1.04
  I_CLOCKING/sys_clk_in_reg/D (DFFX2_RVT)                                                                0.02     -0.00      0.05 f
  data arrival time                                                                                                          0.05

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.00      0.00
  clock reconvergence pessimism                                                                                   -0.00      0.00
  I_CLOCKING/sys_clk_in_reg/CLK (DFFX2_RVT)                                                              0.01      0.00      0.00 r
  clock uncertainty                                                                                                0.04      0.04
  library hold time                                                                                               -0.01      0.04
  data required time                                                                                                         0.04
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.04
  data arrival time                                                                                                         -0.05
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/Q (SDFFARX1_HVT)                        0.05      0.12      0.35 f
  I_SDRAM_TOP/dftopt11 (net)                                                            3      5.58
  I_SDRAM_TOP/HFSBUF_51_1215/A (NBUFFX4_HVT)                                                             0.05     -0.00      0.35 f
  I_SDRAM_TOP/HFSBUF_51_1215/Y (NBUFFX4_HVT)                                                             0.04      0.05      0.40 f
  I_SDRAM_TOP/HFSNET_87 (net)                                                           2     17.96
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[5] (SRAMLP2RW64x32)                                    0.04      0.00      0.40 f
  data arrival time                                                                                                          0.40

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.07      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[31] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[31]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[31]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/n17995 (net)                                                   1      0.79
  I_SDRAM_TOP/I_SDRAM_IF/U7584/A (NBUFFX2_HVT)                                                           0.02      0.00      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/U7584/Y (NBUFFX2_HVT)                                                           0.01      0.03      0.23 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29806 (net)                                           1      1.09
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54931/A (NBUFFX4_HVT)                                               0.01     -0.00      0.22 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54931/Y (NBUFFX4_HVT)                                               0.04      0.04      0.27 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[31] (net)                                      2     18.92
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[31] (SRAMLP2RW64x32)                                    0.04     -0.01      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                                           0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/O2[0] (SRAMLP2RW32x4)                                         0.10      0.07      0.33 f
  I_PCI_TOP/pci_read_data[16] (net)                                                     1      7.83
  I_CONTEXT_MEM/SGI9_32581/A (NBUFFX16_HVT)                                                              0.10     -0.01      0.31 f
  I_CONTEXT_MEM/SGI9_32581/Y (NBUFFX16_HVT)                                                              0.06      0.05      0.37 f
  I_CONTEXT_MEM/n268 (net)                                                              5     67.95
  I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/I1[0] (SRAMLP2RW64x8)                                                  0.07      0.02      0.39 f
  data arrival time                                                                                                          0.39

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.30      0.30
  clock reconvergence pessimism                                                                                   -0.03      0.28
  I_CONTEXT_MEM/I_CONTEXT_RAM_1_3/CE1 (SRAMLP2RW64x8)                                                    0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.06      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[19] (SRAMLP2RW64x32)                                   0.26      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[19] (net)                                                1     23.76
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF7/A (NBUFFX2_HVT)                                             0.26     -0.04      0.24 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF7/Y (NBUFFX2_HVT)                                             0.06      0.04      0.28 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET7 (net)                                      1      0.80
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19]/D (SDFFARX2_HVT)                                       0.06      0.00      0.28 r
  data arrival time                                                                                                          0.28

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][19]/CLK (SDFFARX2_HVT)                                     0.04      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                               -0.02      0.27
  data required time                                                                                                         0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.27
  data arrival time                                                                                                         -0.28
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][13] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                 0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                               25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][13]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][13]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                        0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                         0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                2      2.89
  I_RISC_CORE/SGI39_51656/A4 (AO22X1_HVT)                                                                0.02     -0.00      0.30 f
  I_RISC_CORE/SGI39_51656/Y (AO22X1_HVT)                                                                 0.02      0.03      0.32 f
  I_RISC_CORE/ZBUF_16_103 (net)                                                         1      2.32
  I_RISC_CORE/ZBUF_16_inst_53453/A (NBUFFX4_HVT)                                                         0.02     -0.00      0.32 f
  I_RISC_CORE/ZBUF_16_inst_53453/Y (NBUFFX4_HVT)                                                         0.04      0.03      0.35 f
  I_RISC_CORE/ZBUF_16_42 (net)                                                          4     26.09
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/I1[0] (SRAMLP2RW128x16)                                          0.04     -0.00      0.35 f
  data arrival time                                                                                                          0.35

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE1 (SRAMLP2RW128x16)                                            0.03      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.04      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                      0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[30] (SRAMLP2RW64x32)                                   0.26      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[30] (net)                                                1     23.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30]/D (SDFFARX1_HVT)                                       0.26     -0.03      0.26 r
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.22 r
  clock uncertainty                                                                                                0.04      0.26
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[28] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[28]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[28]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[28] (net)                                      1      0.98
  I_SDRAM_TOP/U277/A (NBUFFX2_HVT)                                                                       0.02     -0.00      0.20 f
  I_SDRAM_TOP/U277/Y (NBUFFX2_HVT)                                                                       0.01      0.02      0.23 f
  I_SDRAM_TOP/n236 (net)                                                                1      0.92
  I_SDRAM_TOP/copt_h_inst_54987/A (NBUFFX4_HVT)                                                          0.01      0.00      0.23 f
  I_SDRAM_TOP/copt_h_inst_54987/Y (NBUFFX4_HVT)                                                          0.04      0.04      0.27 f
  I_SDRAM_TOP/copt_net_29862 (net)                                                      2     18.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[28] (SRAMLP2RW64x32)                                    0.04     -0.01      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_23/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_23/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)                                            1      0.50
  ZBUF_4_inst_53462/A (NBUFFX2_RVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_53462/Y (NBUFFX2_RVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[23] (net)                                                                   1     11.35
  sd_DQ_out[23] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][19] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/O2[3] (SRAMLP2RW32x4)                                        0.12      0.09      0.22 r
  I_PCI_TOP/net_pci_write_data[19] (net)                                                1     10.17
  I_PCI_TOP/U_1_PTECO_HOLD_BUF27/A (NBUFFX2_HVT)                                                         0.12      0.00      0.22 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF27/Y (NBUFFX2_HVT)                                                         0.03      0.04      0.26 r
  I_PCI_TOP/net_PTECO_HOLD_NET27 (net)                                                  1      0.76
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][19]/D (SDFFARX1_HVT)                                           0.03      0.00      0.26 r
  data arrival time                                                                                                          0.26

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][19]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[1] (SRAMLP2RW128x16)                                          0.14      0.05      0.37 r
  I_RISC_CORE/I_REG_FILE/data_out_C[1] (net)                                            1      5.52
  I_RISC_CORE/U235/A0 (HADDX1_HVT)                                                                       0.14     -0.03      0.33 r
  I_RISC_CORE/U235/SO (HADDX1_HVT)                                                                       0.02      0.04      0.37 r
  I_RISC_CORE/RESULT_DATA[1] (net)                                                      2      1.97
  I_RISC_CORE/U382/A1 (AND2X1_HVT)                                                                       0.02     -0.00      0.37 r
  I_RISC_CORE/U382/Y (AND2X1_HVT)                                                                        0.02      0.03      0.39 r
  I_RISC_CORE/I_DATA_PATH/N14 (net)                                                     1      1.80
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/D (SDFFARX1_LVT)                                                0.02     -0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.35 r
  clock uncertainty                                                                                                0.04      0.39
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[9] (SRAMLP2RW128x16)                                          0.20      0.14      0.45 r
  I_RISC_CORE/RegPort_B[9] (net)                                                        1     27.11
  I_RISC_CORE/U403/A2 (AND2X1_HVT)                                                                       0.20     -0.08      0.38 r
  I_RISC_CORE/U403/Y (AND2X1_HVT)                                                                        0.02      0.02      0.40 r
  I_RISC_CORE/I_DATA_PATH/N58 (net)                                                     1      0.87
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9]/D (SDFFARX1_LVT)                                                0.02      0.00      0.40 r
  data arrival time                                                                                                          0.40

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[9]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.36 r
  clock uncertainty                                                                                                0.04      0.40
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][17] (rising edge-triggered flip-flop clocked by PCI_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.13      0.13

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                                          0.05      0.00      0.13 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5/O2[1] (SRAMLP2RW32x4)                                        0.17      0.11      0.24 r
  I_PCI_TOP/net_pci_write_data[17] (net)                                                2     14.90
  I_PCI_TOP/U_1_PTECO_HOLD_BUF29/A (NBUFFX2_HVT)                                                         0.17     -0.03      0.22 r
  I_PCI_TOP/U_1_PTECO_HOLD_BUF29/Y (NBUFFX2_HVT)                                                         0.04      0.04      0.26 r
  I_PCI_TOP/net_PTECO_HOLD_NET29 (net)                                                  1      0.69
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][17]/D (SDFFARX1_HVT)                                           0.04      0.00      0.26 r
  data arrival time                                                                                                          0.26

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.24      0.24
  clock reconvergence pessimism                                                                                   -0.01      0.23
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][17]/CLK (SDFFARX1_HVT)                                         0.06      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                               -0.02      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                        0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                         0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                2      2.89
  I_RISC_CORE/SGI39_51656/A4 (AO22X1_HVT)                                                                0.02     -0.00      0.30 f
  I_RISC_CORE/SGI39_51656/Y (AO22X1_HVT)                                                                 0.02      0.03      0.32 f
  I_RISC_CORE/ZBUF_16_103 (net)                                                         1      2.32
  I_RISC_CORE/ZBUF_16_inst_53453/A (NBUFFX4_HVT)                                                         0.02     -0.00      0.32 f
  I_RISC_CORE/ZBUF_16_inst_53453/Y (NBUFFX4_HVT)                                                         0.04      0.03      0.35 f
  I_RISC_CORE/ZBUF_16_42 (net)                                                          4     26.09
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/I1[0] (SRAMLP2RW128x16)                                          0.04     -0.00      0.35 f
  data arrival time                                                                                                          0.35

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE1 (SRAMLP2RW128x16)                                            0.03      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.04      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PARSER/out_bus_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28

  I_PARSER/out_bus_reg[4]/CLK (SDFFARX1_LVT)                                                             0.06      0.00      0.28 r
  I_PARSER/out_bus_reg[4]/Q (SDFFARX1_LVT)                                                               0.04      0.09      0.38 r
  I_PARSER/risc_Instrn_lo[4] (net)                                                      3      5.59
  I_RISC_CORE/Instrn[4]_UPF_LS/A (LSUPX1_RVT)                                                            0.04     -0.00      0.38 r
  I_RISC_CORE/Instrn[4]_UPF_LS/Y (LSUPX1_RVT)                                                            0.02      0.05      0.42 r
  I_RISC_CORE/n[582] (net)                                                              1      2.54
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4]/D (SDFFARX1_RVT)                                         0.02     -0.01      0.42 r
  data arrival time                                                                                                          0.42

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.00      0.38
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[4]/CLK (SDFFARX1_RVT)                                       0.03      0.00      0.38 r
  clock uncertainty                                                                                                0.04      0.42
  library hold time                                                                                               -0.02      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][16] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][16]/RSTB (SDFFARX1_RVT)                                         0.03      0.00      0.32 r
  data arrival time                                                                                                          0.32

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][16]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.07      0.31
  data required time                                                                                                         0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.31
  data arrival time                                                                                                         -0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                          0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                          0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                      1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                           0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                           0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                          40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                 0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                 0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                              28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17]/RSTB (SDFFARX1_RVT)                                            0.03      0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[17]/CLK (SDFFARX1_RVT)                                             0.05      0.00      0.27 r
  clock uncertainty                                                                                                0.04      0.31
  library hold time                                                                                                0.07      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                 0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                               25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][2]/RSTB (SDFFARX1_HVT)                                     0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][2]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[6] (SRAMLP2RW128x16)                                          0.14      0.05      0.37 r
  I_RISC_CORE/I_REG_FILE/data_out_C[6] (net)                                            1      6.25
  I_RISC_CORE/U231/A0 (HADDX1_HVT)                                                                       0.14     -0.04      0.33 r
  I_RISC_CORE/U231/SO (HADDX1_HVT)                                                                       0.03      0.04      0.36 r
  I_RISC_CORE/RESULT_DATA[6] (net)                                                      2      2.21
  I_RISC_CORE/U378/A1 (AND2X1_HVT)                                                                       0.03     -0.00      0.36 r
  I_RISC_CORE/U378/Y (AND2X1_HVT)                                                                        0.02      0.02      0.39 r
  I_RISC_CORE/I_DATA_PATH/N19 (net)                                                     1      1.19
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6]/D (SDFFARX1_RVT)                                                0.02     -0.00      0.39 r
  data arrival time                                                                                                          0.39

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[6]/CLK (SDFFARX1_RVT)                                              0.02      0.00      0.35 r
  clock uncertainty                                                                                                0.04      0.39
  library hold time                                                                                               -0.02      0.37
  data required time                                                                                                         0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.37
  data arrival time                                                                                                         -0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.20      0.20

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/CE2 (SRAMLP2RW32x4)                                           0.04      0.00      0.20 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O2[3] (SRAMLP2RW32x4)                                         0.11      0.09      0.29 f
  I_PCI_TOP/pci_read_data[3] (net)                                                      1     16.02
  I_CONTEXT_MEM/U52/A (NBUFFX8_HVT)                                                                      0.11     -0.02      0.27 f
  I_CONTEXT_MEM/U52/Y (NBUFFX8_HVT)                                                                      0.06      0.07      0.34 f
  I_CONTEXT_MEM/n231 (net)                                                              5     56.46
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/I1[3] (SRAMLP2RW64x8)                                                  0.06      0.01      0.35 f
  data arrival time                                                                                                          0.35

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.02      0.25
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                                0.05      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/CLK (SDFFARX1_HVT)                       0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/QN (SDFFARX1_HVT)                        0.03      0.08      0.19 r
  I_SDRAM_TOP/n153 (net)                                                                2      2.17
  I_SDRAM_TOP/HFSINV_153_2393/A (INVX0_RVT)                                                              0.03     -0.00      0.19 r
  I_SDRAM_TOP/HFSINV_153_2393/Y (INVX0_RVT)                                                              0.03      0.02      0.22 f
  I_SDRAM_TOP/HFSNET_91 (net)                                                           3      2.21
  I_SDRAM_TOP/copt_h_inst_54942/A (NBUFFX4_HVT)                                                          0.03     -0.00      0.21 f
  I_SDRAM_TOP/copt_h_inst_54942/Y (NBUFFX4_HVT)                                                          0.04      0.05      0.26 f
  I_SDRAM_TOP/copt_net_29817 (net)                                                      2     18.73
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/A1[3] (SRAMLP2RW64x32)                                     0.04      0.00      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_9/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_9/Y (MUX21X2_RVT)                                                 0.02      0.04      2.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)                                             1      1.09
  ZBUF_4_inst_49953/A (NBUFFX4_HVT)                                                                      0.02      0.00      2.20 f
  ZBUF_4_inst_49953/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 f
  sd_DQ_out[9] (net)                                                                    1     11.70
  sd_DQ_out[9] (out)                                                                                     0.03      0.00      2.24 f
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                 0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                               25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][16]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][16]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25]/RSTB (SDFFARX1_LVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][25]/CLK (SDFFARX1_LVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][27]/RSTB (SDFFARX1_LVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][27]/CLK (SDFFARX1_LVT)                                     0.04      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_55575/A (NBUFFX8_HVT)                                              0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_55575/Y (NBUFFX8_HVT)                                              0.02      0.04      0.40 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_30106 (net)                                          15     16.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0]/RSTB (SDFFARX1_HVT)                                     0.02      0.00      0.40 r
  data arrival time                                                                                                          0.40

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][0]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][29]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][29]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                               0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                               0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                           9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_55575/A (NBUFFX8_HVT)                                              0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_mt_inst_55575/Y (NBUFFX8_HVT)                                              0.02      0.04      0.40 r
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_30106 (net)                                          15     16.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][20]/RSTB (SDFFARX1_HVT)                                    0.02      0.00      0.40 r
  data arrival time                                                                                                          0.40

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][20]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.08      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[13] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[13]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[13]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/n17988 (net)                                                   1      1.32
  I_SDRAM_TOP/I_SDRAM_IF/U11380/A (NBUFFX2_HVT)                                                          0.02     -0.00      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/U11380/Y (NBUFFX2_HVT)                                                          0.01      0.03      0.23 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[13] (net)                                      1      0.95
  I_SDRAM_TOP/U238/A (NBUFFX4_HVT)                                                                       0.01      0.00      0.23 f
  I_SDRAM_TOP/U238/Y (NBUFFX4_HVT)                                                                       0.04      0.04      0.27 f
  I_SDRAM_TOP/n235 (net)                                                                2     16.81
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[13] (SRAMLP2RW64x32)                                    0.04     -0.01      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_19/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_19/Y (MUX21X2_RVT)                                                0.02      0.04      2.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)                                            1      0.60
  ZBUF_4_inst_49950/A (NBUFFX4_HVT)                                                                      0.02      0.00      2.20 f
  ZBUF_4_inst_49950/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 f
  sd_DQ_out[19] (net)                                                                   1     12.91
  sd_DQ_out[19] (out)                                                                                    0.03      0.00      2.24 f
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_31/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_31/Y (MUX21X2_RVT)                                                0.02      0.04      2.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)                                            1      0.91
  ZBUF_4_inst_49951/A (NBUFFX4_HVT)                                                                      0.02      0.00      2.20 f
  ZBUF_4_inst_49951/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 f
  sd_DQ_out[31] (net)                                                                   1     12.24
  sd_DQ_out[31] (out)                                                                                    0.03      0.00      2.24 f
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7791_773/A (NBUFFX8_HVT)                                                 0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7791_773/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_51 (net)                                               35     43.50
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.43 r
  data arrival time                                                                                                          0.43

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[15][10]/CLK (SDFFARX1_HVT)                                     0.06      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.41
  data required time                                                                                                         0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.41
  data arrival time                                                                                                         -0.43
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.01



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][19] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][19]/RSTB (SDFFARX1_RVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][19]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.07      0.31
  data required time                                                                                                         0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.31
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][15] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/copt_h_inst_54916/A (NBUFFX8_HVT)                                                            0.03      0.00      0.28 r
  I_PCI_TOP/copt_h_inst_54916/Y (NBUFFX8_HVT)                                                            0.03      0.04      0.32 r
  I_PCI_TOP/copt_net_29791 (net)                                                       19     28.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][15]/RSTB (SDFFARX1_RVT)                                         0.03      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[4][15]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.20 r
  clock uncertainty                                                                                                0.04      0.24
  library hold time                                                                                                0.07      0.31
  data required time                                                                                                         0.31
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.31
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_25/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_25/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)                                            1      0.93
  ZBUF_4_inst_49952/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49952/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[25] (net)                                                                   1     12.86
  sd_DQ_out[25] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_3/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_3/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)                                             1      0.63
  ZBUF_4_inst_49947/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49947/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[3] (net)                                                                    1     13.20
  sd_DQ_out[3] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[11] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[11]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[11]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/n18009 (net)                                                   1      0.94
  I_SDRAM_TOP/I_SDRAM_IF/U7587/A (NBUFFX2_HVT)                                                           0.02      0.00      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/U7587/Y (NBUFFX2_HVT)                                                           0.02      0.03      0.23 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[11] (net)                                      2      2.19
  I_SDRAM_TOP/copt_h_inst_54925/A (NBUFFX4_HVT)                                                          0.02     -0.00      0.23 f
  I_SDRAM_TOP/copt_h_inst_54925/Y (NBUFFX4_HVT)                                                          0.05      0.05      0.27 f
  I_SDRAM_TOP/copt_net_29800 (net)                                                      1     23.33
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[11] (SRAMLP2RW64x32)                                    0.05     -0.02      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.06      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][1]/RSTB (SDFFARX1_LVT)                                     0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][1]/CLK (SDFFARX1_LVT)                                      0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][19]/RSTB (SDFFARX2_LVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][19]/CLK (SDFFARX2_LVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][17] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][17]/RSTB (SDFFARX1_LVT)                                    0.04      0.01      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.26      0.26
  clock reconvergence pessimism                                                                                   -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[37][17]/CLK (SDFFARX1_LVT)                                     0.05      0.00      0.26 r
  clock uncertainty                                                                                                0.04      0.30
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][0]/RSTB (SDFFARX1_HVT)                                     0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][0]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_17/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_17/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)                                            1      1.16
  copt_h_inst_54994/A (NBUFFX4_HVT)                                                                      0.03     -0.00      2.20 r
  copt_h_inst_54994/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[17] (net)                                                                   1     12.52
  sd_DQ_out[17] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[0] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.12      0.12

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[0]/CLK (SDFFX1_RVT)                                                 0.05      0.00      0.12 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[0]/Q (SDFFX1_RVT)                                                   0.02      0.08      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[0] (net)                                       1      0.89
  I_SDRAM_TOP/ZBUF_2_inst_25862/A (NBUFFX2_HVT)                                                          0.02      0.00      0.20 f
  I_SDRAM_TOP/ZBUF_2_inst_25862/Y (NBUFFX2_HVT)                                                          0.04      0.05      0.24 f
  I_SDRAM_TOP/ZBUF_2_30 (net)                                                           1     10.80
  I_SDRAM_TOP/U292/A (NBUFFX8_HVT)                                                                       0.04     -0.01      0.23 f
  I_SDRAM_TOP/U292/Y (NBUFFX8_HVT)                                                                       0.04      0.04      0.27 f
  I_SDRAM_TOP/n251 (net)                                                                2     27.55
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[0] (SRAMLP2RW64x32)                                     0.04     -0.01      0.27 f
  data arrival time                                                                                                          0.27

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.01      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.27
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[19] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[19]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[19]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[19] (net)                                      1      1.42
  I_SDRAM_TOP/U284/A (NBUFFX2_HVT)                                                                       0.02     -0.00      0.20 f
  I_SDRAM_TOP/U284/Y (NBUFFX2_HVT)                                                                       0.01      0.03      0.23 f
  I_SDRAM_TOP/n243 (net)                                                                1      0.87
  I_SDRAM_TOP/ZBUF_26_inst_55320/A (NBUFFX4_HVT)                                                         0.01      0.00      0.23 f
  I_SDRAM_TOP/ZBUF_26_inst_55320/Y (NBUFFX4_HVT)                                                         0.04      0.04      0.27 f
  I_SDRAM_TOP/ZBUF_26_127 (net)                                                         2     20.41
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[19] (SRAMLP2RW64x32)                                    0.05     -0.01      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][20]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][20]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][10]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][10]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_24/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_24/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)                                            1      0.75
  ZBUF_4_inst_49943/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49943/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[24] (net)                                                                   1     13.32
  sd_DQ_out[24] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_7/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_7/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)                                             1      0.89
  ZBUF_4_inst_49948/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49948/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[7] (net)                                                                    1     13.19
  sd_DQ_out[7] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][26]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][26]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][25] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][25]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][25]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_2/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_2/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)                                             1      0.82
  ZBUF_4_inst_49949/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49949/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[2] (net)                                                                    1     13.39
  sd_DQ_out[2] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7/CE2 (SRAMLP2RW32x4)                                           0.05      0.00      0.21 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7/O2[1] (SRAMLP2RW32x4)                                         0.04      0.05      0.27 f
  I_PCI_TOP/pci_read_data[25] (net)                                                     1      4.73
  I_CONTEXT_MEM/U234/A (NBUFFX8_HVT)                                                                     0.04      0.00      0.27 f
  I_CONTEXT_MEM/U234/Y (NBUFFX8_HVT)                                                                     0.04      0.04      0.31 f
  I_CONTEXT_MEM/n132 (net)                                                              1     33.03
  I_CONTEXT_MEM/SGI8_32578/A (NBUFFX8_HVT)                                                               0.04      0.01      0.32 f
  I_CONTEXT_MEM/SGI8_32578/Y (NBUFFX8_HVT)                                                               0.05      0.05      0.37 f
  I_CONTEXT_MEM/n133 (net)                                                              5     53.17
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] (SRAMLP2RW64x8)                                                  0.05     -0.01      0.36 f
  data arrival time                                                                                                          0.36

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.02      0.25
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                                0.06      0.34
  data required time                                                                                                         0.34
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.34
  data arrival time                                                                                                         -0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                            0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[0] (SRAMLP2RW128x16)                                          0.14      0.05      0.37 f
  I_RISC_CORE/I_REG_FILE/data_out_C[0] (net)                                            1      5.56
  I_RISC_CORE/U230/A0 (HADDX1_HVT)                                                                       0.14     -0.03      0.34 f
  I_RISC_CORE/U230/SO (HADDX1_HVT)                                                                       0.02      0.03      0.37 r
  I_RISC_CORE/RESULT_DATA[0] (net)                                                      2      1.68
  I_RISC_CORE/U377/A1 (AND2X1_HVT)                                                                       0.02      0.00      0.37 r
  I_RISC_CORE/U377/Y (AND2X1_HVT)                                                                        0.02      0.02      0.40 r
  I_RISC_CORE/I_DATA_PATH/N13 (net)                                                     1      1.58
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0]/D (SDFFARX1_LVT)                                                0.02     -0.00      0.40 r
  data arrival time                                                                                                          0.40

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.38      0.38
  clock reconvergence pessimism                                                                                   -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[0]/CLK (SDFFARX1_LVT)                                              0.02      0.00      0.35 r
  clock uncertainty                                                                                                0.04      0.39
  library hold time                                                                                               -0.01      0.38
  data required time                                                                                                         0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.38
  data arrival time                                                                                                         -0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                                           0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/O2[0] (SRAMLP2RW32x4)                                         0.10      0.07      0.33 f
  I_PCI_TOP/pci_read_data[16] (net)                                                     1      7.83
  I_CONTEXT_MEM/SGI9_32581/A (NBUFFX16_HVT)                                                              0.10     -0.01      0.31 f
  I_CONTEXT_MEM/SGI9_32581/Y (NBUFFX16_HVT)                                                              0.06      0.05      0.37 f
  I_CONTEXT_MEM/n268 (net)                                                              5     67.95
  I_CONTEXT_MEM/copt_h_inst_54991/A (NBUFFX2_HVT)                                                        0.07      0.02      0.39 f
  I_CONTEXT_MEM/copt_h_inst_54991/Y (NBUFFX2_HVT)                                                        0.02      0.03      0.42 f
  I_CONTEXT_MEM/copt_net_29866 (net)                                                    1      0.39
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/I1[0] (SRAMLP2RW64x8)                                                  0.02      0.00      0.42 f
  data arrival time                                                                                                          0.42

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.31      0.31
  clock reconvergence pessimism                                                                                   -0.03      0.29
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.29 r
  clock uncertainty                                                                                                0.04      0.33
  library hold time                                                                                                0.07      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[25] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[25]/CLK (SDFFX1_HVT)                                                0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[25]/Q (SDFFX1_HVT)                                                  0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[25] (net)                                      1      0.73
  I_SDRAM_TOP/U286/A (NBUFFX2_HVT)                                                                       0.02      0.00      0.20 f
  I_SDRAM_TOP/U286/Y (NBUFFX2_HVT)                                                                       0.01      0.02      0.22 f
  I_SDRAM_TOP/n245 (net)                                                                1      0.87
  I_SDRAM_TOP/copt_h_inst_54985/A (NBUFFX4_HVT)                                                          0.01      0.00      0.22 f
  I_SDRAM_TOP/copt_h_inst_54985/Y (NBUFFX4_HVT)                                                          0.04      0.04      0.26 f
  I_SDRAM_TOP/copt_net_29860 (net)                                                      2     17.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[25] (SRAMLP2RW64x32)                                    0.04      0.00      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.16      0.16
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.25
  data required time                                                                                                         0.25
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.25
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                        0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                         0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                2      2.89
  I_RISC_CORE/SGI39_51656/A4 (AO22X1_HVT)                                                                0.02     -0.00      0.30 f
  I_RISC_CORE/SGI39_51656/Y (AO22X1_HVT)                                                                 0.02      0.03      0.32 f
  I_RISC_CORE/ZBUF_16_103 (net)                                                         1      2.32
  I_RISC_CORE/ZBUF_16_inst_53453/A (NBUFFX4_HVT)                                                         0.02     -0.00      0.32 f
  I_RISC_CORE/ZBUF_16_inst_53453/Y (NBUFFX4_HVT)                                                         0.04      0.03      0.35 f
  I_RISC_CORE/ZBUF_16_42 (net)                                                          4     26.09
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/I1[0] (SRAMLP2RW128x16)                                          0.04     -0.00      0.35 f
  data arrival time                                                                                                          0.35

  clock SYS_2x_CLK (rise edge)                                                                                     0.00      0.00
  clock network delay (propagated)                                                                                 0.27      0.27
  clock reconvergence pessimism                                                                                   -0.02      0.25
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE1 (SRAMLP2RW128x16)                                            0.03      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                                0.04      0.33
  data required time                                                                                                         0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.33
  data arrival time                                                                                                         -0.35
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1]/RSTB (SDFFARX1_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][1]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][30]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][2]/RSTB (SDFFARX1_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][2]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_16/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_16/Y (MUX21X2_RVT)                                                0.02      0.04      2.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)                                            1      0.93
  ZBUF_4_inst_49940/A (NBUFFX4_HVT)                                                                      0.02      0.00      2.20 f
  ZBUF_4_inst_49940/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 f
  sd_DQ_out[16] (net)                                                                   1     14.89
  sd_DQ_out[16] (out)                                                                                    0.03     -0.00      2.24 f
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][3]/RSTB (SDFFARX1_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][3]/CLK (SDFFARX1_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_20/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_20/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)                                            1      0.79
  ZBUF_4_inst_49944/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49944/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[20] (net)                                                                   1     14.16
  sd_DQ_out[20] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_4/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_4/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)                                             1      0.89
  ZBUF_4_inst_49945/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49945/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[4] (net)                                                                    1     13.73
  sd_DQ_out[4] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_10/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_10/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)                                            1      0.63
  ZBUF_4_inst_49937/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49937/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[10] (net)                                                                   1     14.67
  sd_DQ_out[10] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_30/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_30/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)                                            1      0.99
  ZBUF_4_inst_49939/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49939/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[30] (net)                                                                   1     14.44
  sd_DQ_out[30] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_0/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_0/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)                                             1      0.72
  ZBUF_4_inst_49926/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49926/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[0] (net)                                                                    1     14.66
  sd_DQ_out[0] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/CLK (SDFFARX1_HVT)                       0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[3]/QN (SDFFARX1_HVT)                        0.03      0.08      0.19 r
  I_SDRAM_TOP/n153 (net)                                                                2      2.17
  I_SDRAM_TOP/HFSINV_153_2393/A (INVX0_RVT)                                                              0.03     -0.00      0.19 r
  I_SDRAM_TOP/HFSINV_153_2393/Y (INVX0_RVT)                                                              0.03      0.02      0.22 f
  I_SDRAM_TOP/HFSNET_91 (net)                                                           3      2.21
  I_SDRAM_TOP/copt_h_inst_54942/A (NBUFFX4_HVT)                                                          0.03     -0.00      0.21 f
  I_SDRAM_TOP/copt_h_inst_54942/Y (NBUFFX4_HVT)                                                          0.04      0.05      0.26 f
  I_SDRAM_TOP/copt_net_29817 (net)                                                      2     18.73
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/A1[3] (SRAMLP2RW64x32)                                     0.04      0.00      0.26 f
  data arrival time                                                                                                          0.26

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.15      0.15
  clock reconvergence pessimism                                                                                   -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                       0.06      0.00      0.14 r
  clock uncertainty                                                                                                0.04      0.18
  library hold time                                                                                                0.07      0.24
  data required time                                                                                                         0.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.24
  data arrival time                                                                                                         -0.26
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_6/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_6/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)                                             1      1.34
  ZBUF_4_inst_49919/A (NBUFFX4_HVT)                                                                      0.03     -0.00      2.20 r
  ZBUF_4_inst_49919/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[6] (net)                                                                    1     15.79
  sd_DQ_out[6] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_8/S0 (MUX21X2_RVT)                                                0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_8/Y (MUX21X2_RVT)                                                 0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)                                             1      1.06
  ZBUF_4_inst_49942/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49942/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[8] (net)                                                                    1     14.00
  sd_DQ_out[8] (out)                                                                                     0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)                                            1      1.63
  ZBUF_4_inst_49946/A (NBUFFX4_HVT)                                                                      0.03     -0.00      2.20 r
  ZBUF_4_inst_49946/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[11] (net)                                                                   1     13.15
  sd_DQ_out[11] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                              14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                               40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/A (NBUFFX8_HVT)                                                 0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6453_778/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_56 (net)                                               29     38.13
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][1]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.42 r
  data arrival time                                                                                                          0.42

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.00      0.28
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][1]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.28 r
  clock uncertainty                                                                                                0.04      0.32
  library hold time                                                                                                0.09      0.40
  data required time                                                                                                         0.40
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.40
  data arrival time                                                                                                         -0.42
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_12/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_12/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)                                            1      0.85
  ZBUF_4_inst_49930/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49930/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[12] (net)                                                                   1     14.92
  sd_DQ_out[12] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][10]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23]/RSTB (SDFFARX1_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][23]/CLK (SDFFARX1_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[1]/Q (SDFFARX1_HVT)                        0.05      0.12      0.34 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[1] (net)                                       2      4.91
  I_SDRAM_TOP/U248/A (NBUFFX4_HVT)                                                                       0.05     -0.01      0.33 f
  I_SDRAM_TOP/U248/Y (NBUFFX4_HVT)                                                                       0.04      0.05      0.38 f
  I_SDRAM_TOP/dftopt8 (net)                                                             3     19.44
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/A1[1] (SRAMLP2RW64x32)                                    0.04     -0.01      0.37 f
  data arrival time                                                                                                          0.37

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.28      0.28
  clock reconvergence pessimism                                                                                   -0.02      0.25
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                      0.04      0.00      0.25 r
  clock uncertainty                                                                                                0.04      0.29
  library hold time                                                                                                0.07      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.37
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][8] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][8]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][8]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][14] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][14]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][14]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][7] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][7]/RSTB (SDFFARX1_RVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][7]/CLK (SDFFARX1_RVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][13] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][13]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][13]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][8] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][8]/RSTB (SDFFARX1_RVT)                                          0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][8]/CLK (SDFFARX1_RVT)                                           0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][27] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][27]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][27]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][6]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][11]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][31]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_18/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_18/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)                                            1      1.08
  ZBUF_4_inst_49941/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49941/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[18] (net)                                                                   1     14.76
  sd_DQ_out[18] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][30] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][30]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][30]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][28] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][28]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][28]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][22] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][22]/RSTB (SDFFARX2_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][22]/CLK (SDFFARX2_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8/CE2 (SRAMLP2RW32x4)                                           0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8/O2[0] (SRAMLP2RW32x4)                                         0.10      0.07      0.33 f
  I_PCI_TOP/pci_read_data[28] (net)                                                     1      7.68
  I_CONTEXT_MEM/U250/A (NBUFFX8_HVT)                                                                     0.10     -0.02      0.30 f
  I_CONTEXT_MEM/U250/Y (NBUFFX8_HVT)                                                                     0.05      0.05      0.36 f
  I_CONTEXT_MEM/n292 (net)                                                              1     35.54
  I_CONTEXT_MEM/SGI8_32569/A (NBUFFX8_HVT)                                                               0.06      0.01      0.37 f
  I_CONTEXT_MEM/SGI8_32569/Y (NBUFFX8_HVT)                                                               0.06      0.05      0.42 f
  I_CONTEXT_MEM/n293 (net)                                                              5     51.80
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] (SRAMLP2RW64x8)                                                  0.06     -0.01      0.41 f
  data arrival time                                                                                                          0.41

  clock SYS_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.32      0.32
  clock reconvergence pessimism                                                                                   -0.03      0.29
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 (SRAMLP2RW64x8)                                                    0.06      0.00      0.29 r
  clock uncertainty                                                                                                0.04      0.33
  library hold time                                                                                                0.06      0.39
  data required time                                                                                                         0.39
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.39
  data arrival time                                                                                                         -0.41
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                      2.05      2.05
  clock network delay (propagated)                                                                                 0.00      2.05

  sdram_clk (in)                                                                                         0.01      0.00      2.05 f
  sdram_clk (net)                                                                       3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                               0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                         1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                 0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                 0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                          1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                 0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                 0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                      3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                       0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                       0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                              3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                        0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                        0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                             37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_28/S0 (MUX21X2_RVT)                                               0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_28/Y (MUX21X2_RVT)                                                0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)                                            1      0.92
  ZBUF_4_inst_49938/A (NBUFFX4_HVT)                                                                      0.03      0.00      2.20 r
  ZBUF_4_inst_49938/Y (NBUFFX4_HVT)                                                                      0.03      0.04      2.24 r
  sd_DQ_out[28] (net)                                                                   1     15.16
  sd_DQ_out[28] (out)                                                                                    0.03      0.00      2.24 r
  data arrival time                                                                                                          2.24

  clock SD_DDR_CLK (fall edge)                                                                                     2.05      2.05
  clock network delay (propagated)                                                                                 0.22      2.27
  clock reconvergence pessimism                                                                                   -0.00      2.27
  clock uncertainty                                                                                                0.04      2.31
  output external delay                                                                                           -0.08      2.23
  data required time                                                                                                         2.23
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         2.23
  data arrival time                                                                                                         -2.24
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][29] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][29]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][29]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][4]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][7]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][23] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                         0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                           0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                        1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                          0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                           0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                            1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                              0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                              0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                            1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                            0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                            0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                        4      9.82
  I_PCI_TOP/ZBUF_42_inst_55247/A (NBUFFX8_HVT)                                                           0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_42_inst_55247/Y (NBUFFX8_HVT)                                                           0.04      0.05      0.33 r
  I_PCI_TOP/ZBUF_42_121 (net)                                                          31     44.71
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][23]/RSTB (SDFFARX1_RVT)                                         0.04      0.00      0.33 r
  data arrival time                                                                                                          0.33

  clock PCI_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                 0.21      0.21
  clock reconvergence pessimism                                                                                   -0.00      0.21
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[2][23]/CLK (SDFFARX1_RVT)                                          0.03      0.00      0.21 r
  clock uncertainty                                                                                                0.04      0.25
  library hold time                                                                                                0.07      0.32
  data required time                                                                                                         0.32
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.32
  data arrival time                                                                                                         -0.33
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0]/RSTB (SDFFARX2_HVT)                                     0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][0]/CLK (SDFFARX2_HVT)                                      0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                              Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                       0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                         0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                      1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                          0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                           0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                          1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                           0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                           0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                          30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                           1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                               0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                               0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                           4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                 0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                 0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                              38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29]/RSTB (SDFFARX2_HVT)                                    0.04      0.00      0.38 r
  data arrival time                                                                                                          0.38

  clock SDRAM_CLK (rise edge)                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                 0.23      0.23
  clock reconvergence pessimism                                                                                   -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29]/CLK (SDFFARX2_HVT)                                     0.05      0.00      0.23 r
  clock uncertainty                                                                                                0.04      0.27
  library hold time                                                                                                0.09      0.36
  data required time                                                                                                         0.36
  ----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.36
  data arrival time                                                                                                         -0.38
  ----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[0]/CLK (SDFFARX1_HVT)                      0.05      0.00      0.17 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[0]/Q (SDFFARX1_HVT)                        0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/rd_addr_gray[0] (net)                            2      2.21
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[0]/D (SDFFARX2_HVT)                                 0.03     -0.00      0.27 r
  data arrival time                                                                                                             0.27

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[0]/CLK (SDFFARX2_HVT)                               0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.26
  data required time                                                                                                            0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.26
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                               0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[10] (SRAMLP2RW128x16)                                            0.14      0.06      0.38 r
  I_RISC_CORE/I_REG_FILE/data_out_C[10] (net)                                              1      8.07
  I_RISC_CORE/U242/A1 (XOR2X1_HVT)                                                                          0.14     -0.06      0.32 r
  I_RISC_CORE/U242/Y (XOR2X1_HVT)                                                                           0.03      0.05      0.37 r
  I_RISC_CORE/RESULT_DATA[10] (net)                                                        2      1.97
  I_RISC_CORE/U389/A1 (AND2X1_HVT)                                                                          0.03      0.00      0.37 r
  I_RISC_CORE/U389/Y (AND2X1_HVT)                                                                           0.01      0.02      0.39 r
  I_RISC_CORE/I_DATA_PATH/N23 (net)                                                        1      0.80
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10]/D (SDFFARX1_RVT)                                                  0.01      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.38      0.38
  clock reconvergence pessimism                                                                                      -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[10]/CLK (SDFFARX1_RVT)                                                0.02      0.00      0.35 r
  clock uncertainty                                                                                                   0.04      0.39
  library hold time                                                                                                  -0.02      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                                  0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                                  0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                              1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                                  0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                                  0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                              4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                    0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                                 38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28]/RSTB (SDFFARX2_HVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.23      0.23
  clock reconvergence pessimism                                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][28]/CLK (SDFFARX2_HVT)                                        0.05      0.00      0.23 r
  clock uncertainty                                                                                                   0.04      0.27
  library hold time                                                                                                   0.09      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/A (NBUFFX2_HVT)                                                  0.04      0.00      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54889/Y (NBUFFX2_HVT)                                                  0.02      0.03      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29764 (net)                                              1      0.71
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/A (NBUFFX2_RVT)                                                  0.02      0.00      0.30 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54900/Y (NBUFFX2_RVT)                                                  0.03      0.03      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29775 (net)                                              4      7.24
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/A (NBUFFX8_HVT)                                                    0.03      0.00      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_3804_837/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_113 (net)                                                 38     48.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12]/RSTB (SDFFARX2_HVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.23      0.23
  clock reconvergence pessimism                                                                                      -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][12]/CLK (SDFFARX2_HVT)                                        0.05      0.00      0.23 r
  clock uncertainty                                                                                                   0.04      0.27
  library hold time                                                                                                   0.09      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_BLENDER_1/R_35_IP (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_315 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.29      0.29

  I_BLENDER_1/R_35_IP/CLK (SDFFX1_RVT)                                                                      0.02      0.00      0.29 r
  I_BLENDER_1/R_35_IP/QN (SDFFX1_RVT)                                                                       0.03      0.06      0.36 f
  I_BLENDER_1/s2_op2[20] (net)                                                             2      3.01
  I_BLENDER_1/HFSINV_1076_2757/A (INVX4_RVT)                                                                0.03      0.00      0.36 f
  I_BLENDER_1/HFSINV_1076_2757/Y (INVX4_RVT)                                                                0.03      0.02      0.38 r
  I_BLENDER_1/HFSNET_388 (net)                                                             8     11.87
  I_BLENDER_1/R_315/D (SDFFX2_LVT)                                                                          0.03      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.35      0.35
  clock reconvergence pessimism                                                                                      -0.02      0.33
  I_BLENDER_1/R_315/CLK (SDFFX2_LVT)                                                                        0.03      0.00      0.33 r
  clock uncertainty                                                                                                   0.04      0.37
  library hold time                                                                                                  -0.01      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][15] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][15]/RSTB (SDFFARX1_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][15]/CLK (SDFFARX1_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                    0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                                 30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/RSTB (SDFFARX1_LVT)                                                0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/CLK (SDFFARX1_LVT)                                                 0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                         2.05      2.05
  clock network delay (propagated)                                                                                    0.00      2.05

  sdram_clk (in)                                                                                            0.01      0.00      2.05 f
  sdram_clk (net)                                                                          3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                                  0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                   0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                            1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                    0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                    0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                             1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                    0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                    0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                         3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                          0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                          0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                                 3     59.82
  cts_inv_650846381/A (INVX8_RVT)                                                                           0.02      0.00      2.13 r
  cts_inv_650846381/Y (INVX8_RVT)                                                                           0.04      0.03      2.16 f
  ctsbuf_net_4528420 (net)                                                                37     43.91
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_22/S0 (MUX21X2_RVT)                                                  0.04      0.00      2.16 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_22/Y (MUX21X2_RVT)                                                   0.03      0.04      2.20 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)                                               1      0.93
  ZBUF_4_inst_49934/A (NBUFFX4_HVT)                                                                         0.03      0.00      2.20 r
  ZBUF_4_inst_49934/Y (NBUFFX4_HVT)                                                                         0.03      0.04      2.24 r
  sd_DQ_out[22] (net)                                                                      1     16.21
  sd_DQ_out[22] (out)                                                                                       0.03      0.00      2.24 r
  data arrival time                                                                                                             2.24

  clock SD_DDR_CLK (fall edge)                                                                                        2.05      2.05
  clock network delay (propagated)                                                                                    0.22      2.27
  clock reconvergence pessimism                                                                                      -0.00      2.27
  clock uncertainty                                                                                                   0.04      2.31
  output external delay                                                                                              -0.08      2.23
  data required time                                                                                                            2.23
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            2.23
  data arrival time                                                                                                            -2.24
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                    0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                                 30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[26]/RSTB (SDFFARX1_LVT)                                               0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[26]/CLK (SDFFARX1_LVT)                                                0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8/CE2 (SRAMLP2RW32x4)                                              0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8/O2[3] (SRAMLP2RW32x4)                                            0.10      0.08      0.33 f
  I_PCI_TOP/pci_read_data[31] (net)                                                        1      8.21
  I_CONTEXT_MEM/U294/A (NBUFFX8_HVT)                                                                        0.10     -0.01      0.32 f
  I_CONTEXT_MEM/U294/Y (NBUFFX8_HVT)                                                                        0.05      0.06      0.38 f
  I_CONTEXT_MEM/n286 (net)                                                                 1     35.88
  I_CONTEXT_MEM/SGI8_37144/A (NBUFFX4_HVT)                                                                  0.05     -0.01      0.37 f
  I_CONTEXT_MEM/SGI8_37144/Y (NBUFFX4_HVT)                                                                  0.05      0.06      0.43 f
  I_CONTEXT_MEM/n287 (net)                                                                 4     23.96
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] (SRAMLP2RW64x8)                                                     0.05     -0.01      0.42 f
  data arrival time                                                                                                             0.42

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.32      0.32
  clock reconvergence pessimism                                                                                      -0.03      0.29
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 (SRAMLP2RW64x8)                                                       0.06      0.00      0.29 r
  clock uncertainty                                                                                                   0.04      0.33
  library hold time                                                                                                   0.06      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/CLK (SDFFARX1_HVT)                          0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/Q (SDFFARX1_HVT)                            0.03      0.11      0.22 f
  I_SDRAM_TOP/n181 (net)                                                                   3      2.32
  I_SDRAM_TOP/HFSBUF_156_1893/A (NBUFFX4_HVT)                                                               0.03     -0.00      0.22 f
  I_SDRAM_TOP/HFSBUF_156_1893/Y (NBUFFX4_HVT)                                                               0.04      0.05      0.27 f
  I_SDRAM_TOP/HFSNET_89 (net)                                                              2     17.96
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/A1[5] (SRAMLP2RW64x32)                                        0.04      0.00      0.27 f
  data arrival time                                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16
  clock reconvergence pessimism                                                                                      -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                          0.06      0.00      0.14 r
  clock uncertainty                                                                                                   0.04      0.18
  library hold time                                                                                                   0.07      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                               0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[4] (SRAMLP2RW128x16)                                             0.14      0.05      0.37 f
  I_RISC_CORE/I_REG_FILE/data_out_C[4] (net)                                               1      6.17
  I_RISC_CORE/U240/A0 (HADDX1_HVT)                                                                          0.14     -0.04      0.33 f
  I_RISC_CORE/U240/SO (HADDX1_HVT)                                                                          0.03      0.04      0.37 r
  I_RISC_CORE/RESULT_DATA[4] (net)                                                         2      2.36
  I_RISC_CORE/U387/A1 (AND2X1_HVT)                                                                          0.03      0.00      0.37 r
  I_RISC_CORE/U387/Y (AND2X1_HVT)                                                                           0.03      0.03      0.40 r
  I_RISC_CORE/I_DATA_PATH/N17 (net)                                                        1      5.02
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4]/D (SDFFARX2_LVT)                                                   0.03     -0.00      0.40 r
  data arrival time                                                                                                             0.40

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.38      0.38
  clock reconvergence pessimism                                                                                      -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[4]/CLK (SDFFARX2_LVT)                                                 0.02      0.00      0.35 r
  clock uncertainty                                                                                                   0.04      0.39
  library hold time                                                                                                  -0.01      0.38
  data required time                                                                                                            0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.38
  data arrival time                                                                                                            -0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1313_842/Y (NBUFFX8_HVT)                                                    0.03      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_118 (net)                                                 30     37.15
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/RSTB (SDFFARX1_LVT)                                               0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/CLK (SDFFARX1_LVT)                                                0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.32      0.32

  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE2 (SRAMLP2RW128x16)                                               0.03      0.00      0.32 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[12] (SRAMLP2RW128x16)                                            0.19      0.12      0.44 r
  I_RISC_CORE/RegPort_B[12] (net)                                                          1     23.68
  I_RISC_CORE/U407/A2 (AND2X1_HVT)                                                                          0.19     -0.07      0.38 r
  I_RISC_CORE/U407/Y (AND2X1_HVT)                                                                           0.02      0.02      0.40 r
  I_RISC_CORE/I_DATA_PATH/N61 (net)                                                        1      1.14
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12]/D (SDFFARX1_RVT)                                                  0.02     -0.00      0.40 r
  data arrival time                                                                                                             0.40

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.38      0.38
  clock reconvergence pessimism                                                                                      -0.02      0.36
  I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[12]/CLK (SDFFARX1_RVT)                                                0.02      0.00      0.36 r
  clock uncertainty                                                                                                   0.04      0.40
  library hold time                                                                                                  -0.02      0.38
  data required time                                                                                                            0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.38
  data arrival time                                                                                                            -0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][11]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[0]/CLK (SDFFARX1_HVT)                            0.05      0.00      0.17 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[0]/Q (SDFFARX1_HVT)                              0.03      0.11      0.28 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/rd_addr[0] (net)                                              2      2.87
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5]/SI (SDFFARX1_HVT)                                              0.03      0.00      0.28 f
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][5]/CLK (SDFFARX1_HVT)                                             0.06      0.00      0.26 r
  clock uncertainty                                                                                                   0.02      0.28
  library hold time                                                                                                  -0.02      0.26
  data required time                                                                                                            0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.26
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][8]/CLK (SDFFARX1_LVT)                                         0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][20]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][20]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                                 25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10]/RSTB (SDFFARX1_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][10]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][29]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][29]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                                 25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][26]/RSTB (SDFFARX1_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][26]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                                 25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22]/RSTB (SDFFARX1_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][22]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][25] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][25]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][25]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][4] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][4]/RSTB (SDFFARX1_RVT)                                             0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][4]/CLK (SDFFARX1_RVT)                                              0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                    0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                                 28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[12]/RSTB (SDFFARX1_LVT)                                               0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[12]/CLK (SDFFARX1_LVT)                                                0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                    0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                                 28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[22]/RSTB (SDFFARX1_LVT)                                               0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[22]/CLK (SDFFARX1_LVT)                                                0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[1]/CLK (SDFFARX1_HVT)                       0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[1]/Q (SDFFARX1_HVT)                         0.03      0.11      0.27 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/wr_addr_gray[1] (net)                             2      2.05
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[1]/D (SDFFARX2_HVT)                                  0.03     -0.00      0.27 r
  data arrival time                                                                                                             0.27

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[1]/CLK (SDFFARX2_HVT)                                0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                                 25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11]/RSTB (SDFFARX1_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][11]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][4]/CLK (SDFFARX1_LVT)                                         0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[4]/CLK (SDFFARX1_HVT)                      0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[4]/Q (SDFFARX1_HVT)                        0.03      0.11      0.27 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/rd_addr_gray[4] (net)                            2      2.40
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[4]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.27 r
  data arrival time                                                                                                             0.27

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[4]/CLK (SDFFARX1_HVT)                               0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                    0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                                 28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/RSTB (SDFFARX1_LVT)                                                0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/CLK (SDFFARX1_LVT)                                                 0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_445_843/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_119 (net)                                                 25     31.44
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6]/RSTB (SDFFARX1_LVT)                                        0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][6]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[10] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][8] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[10]/CLK (SDFFARX1_HVT)                                               0.04      0.00      0.17 r
  I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg[10]/Q (SDFFARX1_HVT)                                                 0.03      0.11      0.27 f
  I_PCI_TOP/pdevsel_n_out (net)                                                            2      2.16
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][8]/SI (SDFFARX1_HVT)                                               0.03     -0.00      0.27 f
  data arrival time                                                                                                             0.27

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[9][8]/CLK (SDFFARX1_HVT)                                              0.06      0.00      0.26 r
  clock uncertainty                                                                                                   0.02      0.28
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][16]/RSTB (SDFFARX1_LVT)                                       0.04      0.01      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][16]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.07      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/A (NBUFFX8_HVT)                                                    0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1132_846/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_122 (net)                                                 28     35.75
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/RSTB (SDFFARX1_LVT)                                                0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/CLK (SDFFARX1_LVT)                                                 0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CONTEXT_MEM/ram_read_addr_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_CONTEXT_MEM/ram_read_addr_reg[4]/CLK (SDFFARX1_HVT)                                                     0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_read_addr_reg[4]/Q (SDFFARX1_HVT)                                                       0.05      0.12      0.37 f
  I_CONTEXT_MEM/test_so1 (net)                                                             3      5.00
  I_CONTEXT_MEM/ZBUF_16_inst_54620/A (NBUFFX4_HVT)                                                          0.05     -0.00      0.37 f
  I_CONTEXT_MEM/ZBUF_16_inst_54620/Y (NBUFFX4_HVT)                                                          0.05      0.05      0.42 f
  I_CONTEXT_MEM/ZBUF_16_92 (net)                                                           4     21.58
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] (SRAMLP2RW64x8)                                                     0.05     -0.00      0.42 f
  data arrival time                                                                                                             0.42

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.32      0.32
  clock reconvergence pessimism                                                                                      -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 (SRAMLP2RW64x8)                                                       0.06      0.00      0.30 r
  clock uncertainty                                                                                                   0.04      0.34
  library hold time                                                                                                   0.06      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12]/RSTB (SDFFARX1_LVT)                                       0.04      0.01      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][12]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.07      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6/CE2 (SRAMLP2RW32x4)                                              0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6/O2[0] (SRAMLP2RW32x4)                                            0.14      0.10      0.35 f
  I_PCI_TOP/pci_read_data[20] (net)                                                        1     12.25
  I_CONTEXT_MEM/SGI14_32580/A (NBUFFX8_HVT)                                                                 0.14     -0.05      0.30 f
  I_CONTEXT_MEM/SGI14_32580/Y (NBUFFX8_HVT)                                                                 0.07      0.07      0.37 f
  I_CONTEXT_MEM/n131 (net)                                                                 3     52.52
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] (SRAMLP2RW64x8)                                                     0.08     -0.00      0.36 f
  data arrival time                                                                                                             0.36

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.03      0.25
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 (SRAMLP2RW64x8)                                                       0.05      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.06      0.34
  data required time                                                                                                            0.34
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.34
  data arrival time                                                                                                            -0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54912/A (NBUFFX8_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54912/Y (NBUFFX8_HVT)                                                             0.05      0.05      0.32 r
  I_SDRAM_TOP/copt_net_29787 (net)                                                        39     54.39
  I_SDRAM_TOP/copt_h_inst_54910/A (NBUFFX2_HVT)                                                             0.05      0.00      0.32 r
  I_SDRAM_TOP/copt_h_inst_54910/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.35 r
  I_SDRAM_TOP/copt_net_29785 (net)                                                         1      1.59
  I_SDRAM_TOP/HFSBUF_4549_833/A (NBUFFX8_HVT)                                                               0.02      0.00      0.35 r
  I_SDRAM_TOP/HFSBUF_4549_833/Y (NBUFFX8_HVT)                                                               0.04      0.05      0.40 r
  I_SDRAM_TOP/HFSNET_69 (net)                                                             37     51.02
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][1]/RSTB (SDFFARX2_HVT)                                        0.04      0.00      0.40 r
  data arrival time                                                                                                             0.40

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][1]/CLK (SDFFARX2_HVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.09      0.38
  data required time                                                                                                            0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.38
  data arrival time                                                                                                            -0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][1] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][1]/RSTB (SDFFARX2_RVT)                                             0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][1]/CLK (SDFFARX2_RVT)                                              0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13]/RSTB (SDFFARX1_LVT)                                       0.04      0.01      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][13]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.07      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27

  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/CLK (SDFFARX1_RVT)                                   0.02      0.00      0.27 r
  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/Q (SDFFARX1_RVT)                                     0.02      0.06      0.33 r
  I_RISC_CORE/PSW[4] (net)                                                                 3      3.43
  I_RISC_CORE/U78/A (NBUFFX2_HVT)                                                                           0.02      0.00      0.33 r
  I_RISC_CORE/U78/Y (NBUFFX2_HVT)                                                                           0.03      0.03      0.36 r
  I_RISC_CORE/n20 (net)                                                                    9     11.64
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1]/D (SDFFARX1_HVT)                                 0.03      0.00      0.36 r
  data arrival time                                                                                                             0.36

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.34      0.34
  clock reconvergence pessimism                                                                                      -0.02      0.32
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][1]/CLK (SDFFARX1_HVT)                               0.02      0.00      0.32 r
  clock uncertainty                                                                                                   0.04      0.36
  library hold time                                                                                                  -0.02      0.34
  data required time                                                                                                            0.34
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.34
  data arrival time                                                                                                            -0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][17] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][17]/RSTB (SDFFARX1_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][17]/CLK (SDFFARX1_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/R_6 (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/R_6/CLK (SDFFASX1_HVT)                                                                          0.04      0.00      0.17 r
  I_PCI_TOP/R_6/Q (SDFFASX1_HVT)                                                                            0.05      0.12      0.28 f
  I_PCI_TOP/n464 (net)                                                                     2      4.97
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7]/SI (SDFFARX1_HVT)                                              0.05     -0.01      0.28 f
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][7]/CLK (SDFFARX1_HVT)                                             0.06      0.00      0.26 r
  clock uncertainty                                                                                                   0.02      0.28
  library hold time                                                                                                  -0.03      0.26
  data required time                                                                                                            0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.26
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.33      0.33

  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/CLK (SDFFARX1_RVT)                                   0.03      0.00      0.33 r
  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/Q (SDFFARX1_RVT)                                     0.03      0.07      0.41 r
  I_RISC_CORE/PSW[5] (net)                                                                 3      3.89
  I_RISC_CORE/U85/A (NBUFFX2_HVT)                                                                           0.03     -0.00      0.41 r
  I_RISC_CORE/U85/Y (NBUFFX2_HVT)                                                                           0.03      0.04      0.44 r
  I_RISC_CORE/n661 (net)                                                                   9     13.23
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.44 r
  data arrival time                                                                                                             0.44

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.42      0.42
  clock reconvergence pessimism                                                                                      -0.03      0.40
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][2]/CLK (SDFFARX1_HVT)                               0.03      0.00      0.40 r
  clock uncertainty                                                                                                   0.04      0.44
  library hold time                                                                                                  -0.02      0.42
  data required time                                                                                                            0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.42
  data arrival time                                                                                                            -0.44
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                                              0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O2[3] (SRAMLP2RW32x4)                                            0.13      0.09      0.34 f
  I_PCI_TOP/pci_read_data[15] (net)                                                        1     11.14
  I_CONTEXT_MEM/SGI8_32571/A (NBUFFX16_HVT)                                                                 0.13     -0.03      0.32 f
  I_CONTEXT_MEM/SGI8_32571/Y (NBUFFX16_HVT)                                                                 0.06      0.06      0.38 f
  I_CONTEXT_MEM/n255 (net)                                                                 5     68.40
  I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] (SRAMLP2RW64x8)                                                     0.07      0.01      0.39 f
  data arrival time                                                                                                             0.39

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.30      0.30
  clock reconvergence pessimism                                                                                      -0.03      0.27
  I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 (SRAMLP2RW64x8)                                                       0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.06      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[16] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[16]/CLK (SDFFX1_HVT)                                                   0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[16]/Q (SDFFX1_HVT)                                                     0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[16] (net)                                         1      1.19
  I_SDRAM_TOP/U282/A (NBUFFX2_HVT)                                                                          0.02     -0.00      0.20 f
  I_SDRAM_TOP/U282/Y (NBUFFX2_HVT)                                                                          0.01      0.03      0.23 f
  I_SDRAM_TOP/n241 (net)                                                                   1      0.85
  I_SDRAM_TOP/copt_h_inst_54936/A (NBUFFX4_HVT)                                                             0.01      0.00      0.23 f
  I_SDRAM_TOP/copt_h_inst_54936/Y (NBUFFX4_HVT)                                                             0.05      0.05      0.27 f
  I_SDRAM_TOP/copt_net_29811 (net)                                                         2     25.18
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[16] (SRAMLP2RW64x32)                                       0.05     -0.01      0.26 f
  data arrival time                                                                                                             0.26

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16
  clock reconvergence pessimism                                                                                      -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                          0.06      0.00      0.14 r
  clock uncertainty                                                                                                   0.04      0.18
  library hold time                                                                                                   0.06      0.24
  data required time                                                                                                            0.24
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.24
  data arrival time                                                                                                            -0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][3] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][3]/RSTB (SDFFARX1_RVT)                                             0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][3]/CLK (SDFFARX1_RVT)                                              0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][2] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][2]/RSTB (SDFFARX1_RVT)                                             0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][2]/CLK (SDFFARX1_RVT)                                              0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][24] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_22961_805/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_83 (net)                                                  40     57.73
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][24]/RSTB (SDFFARX1_LVT)                                       0.04      0.01      0.38 r
  data arrival time                                                                                                             0.38

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[19][24]/CLK (SDFFARX1_LVT)                                        0.03      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                   0.07      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[29] (SRAMLP2RW64x32)                                      0.26      0.15      0.28 r
  I_SDRAM_TOP/net_sdram_if_wDQ[29] (net)                                                   1     23.61
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF11/A (NBUFFX2_HVT)                                               0.26     -0.05      0.23 r
  I_SDRAM_TOP/I_SDRAM_IF/U_1_PTECO_HOLD_BUF11/Y (NBUFFX2_HVT)                                               0.06      0.04      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/net_PTECO_HOLD_NET11 (net)                                        1      0.86
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29]/D (SDFFARX2_HVT)                                          0.06     -0.01      0.27 r
  data arrival time                                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.23      0.23
  clock reconvergence pessimism                                                                                      -0.01      0.22
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][29]/CLK (SDFFARX2_HVT)                                        0.05      0.00      0.22 r
  clock uncertainty                                                                                                   0.04      0.26
  library hold time                                                                                                  -0.02      0.24
  data required time                                                                                                            0.24
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.24
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2]/CLK (SDFFARX1_HVT)                         0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2]/Q (SDFFARX1_HVT)                           0.05      0.12      0.35 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[2] (net)                                          3      5.29
  I_SDRAM_TOP/U151/A (NBUFFX4_HVT)                                                                          0.05     -0.01      0.34 f
  I_SDRAM_TOP/U151/Y (NBUFFX4_HVT)                                                                          0.04      0.05      0.39 f
  I_SDRAM_TOP/n174 (net)                                                                   2     16.64
  I_SDRAM_TOP/copt_h_inst_54946/A (NBUFFX2_HVT)                                                             0.04     -0.00      0.39 f
  I_SDRAM_TOP/copt_h_inst_54946/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.41 f
  I_SDRAM_TOP/copt_net_29821 (net)                                                         1      0.59
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[2] (SRAMLP2RW64x32)                                       0.02     -0.00      0.41 f
  data arrival time                                                                                                             0.41

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.31      0.31
  clock reconvergence pessimism                                                                                      -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                         0.05      0.00      0.28 r
  clock uncertainty                                                                                                   0.04      0.32
  library hold time                                                                                                   0.07      0.39
  data required time                                                                                                            0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.39
  data arrival time                                                                                                            -0.41
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][31] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][31]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][31]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[15] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[15]/CLK (SDFFX2_LVT)                                                   0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[15]/Q (SDFFX2_LVT)                                                     0.02      0.07      0.18 f
  I_SDRAM_TOP/I_SDRAM_IF/n17942 (net)                                                      1      1.90
  I_SDRAM_TOP/I_SDRAM_IF/U9340/A (NBUFFX2_HVT)                                                              0.02     -0.00      0.18 f
  I_SDRAM_TOP/I_SDRAM_IF/U9340/Y (NBUFFX2_HVT)                                                              0.01      0.02      0.21 f
  I_SDRAM_TOP/I_SDRAM_IF/n18001 (net)                                                      1      0.50
  I_SDRAM_TOP/I_SDRAM_IF/U12488/A (NBUFFX2_HVT)                                                             0.01      0.00      0.21 f
  I_SDRAM_TOP/I_SDRAM_IF/U12488/Y (NBUFFX2_HVT)                                                             0.01      0.02      0.23 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[15] (net)                                         1      1.09
  I_SDRAM_TOP/U281/A (NBUFFX4_HVT)                                                                          0.01     -0.00      0.23 f
  I_SDRAM_TOP/U281/Y (NBUFFX4_HVT)                                                                          0.05      0.05      0.28 f
  I_SDRAM_TOP/n240 (net)                                                                   2     24.82
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[15] (SRAMLP2RW64x32)                                       0.05     -0.02      0.26 f
  data arrival time                                                                                                             0.26

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16
  clock reconvergence pessimism                                                                                      -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                          0.06      0.00      0.14 r
  clock uncertainty                                                                                                   0.04      0.18
  library hold time                                                                                                   0.06      0.24
  data required time                                                                                                            0.24
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.24
  data arrival time                                                                                                            -0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/CLK (SDFFARX1_HVT)                          0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[5]/Q (SDFFARX1_HVT)                            0.03      0.11      0.22 f
  I_SDRAM_TOP/n181 (net)                                                                   3      2.32
  I_SDRAM_TOP/HFSBUF_156_1893/A (NBUFFX4_HVT)                                                               0.03     -0.00      0.22 f
  I_SDRAM_TOP/HFSBUF_156_1893/Y (NBUFFX4_HVT)                                                               0.04      0.05      0.27 f
  I_SDRAM_TOP/HFSNET_89 (net)                                                              2     17.96
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/A1[5] (SRAMLP2RW64x32)                                        0.04      0.00      0.27 f
  data arrival time                                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.15      0.15
  clock reconvergence pessimism                                                                                      -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                          0.06      0.00      0.14 r
  clock uncertainty                                                                                                   0.04      0.18
  library hold time                                                                                                   0.07      0.24
  data required time                                                                                                            0.24
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.24
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][30] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][30]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][30]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][22] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][22]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][22]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[10] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[10]/CLK (SDFFX1_HVT)                                                   0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[10]/Q (SDFFX1_HVT)                                                     0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[10] (net)                                         1      1.26
  I_SDRAM_TOP/U202/A (NBUFFX2_HVT)                                                                          0.02     -0.00      0.20 f
  I_SDRAM_TOP/U202/Y (NBUFFX2_HVT)                                                                          0.01      0.02      0.22 f
  I_SDRAM_TOP/n229 (net)                                                                   1      0.60
  I_SDRAM_TOP/copt_h_inst_54937/A (NBUFFX4_HVT)                                                             0.01      0.00      0.22 f
  I_SDRAM_TOP/copt_h_inst_54937/Y (NBUFFX4_HVT)                                                             0.04      0.04      0.27 f
  I_SDRAM_TOP/copt_net_29812 (net)                                                         2     19.26
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[10] (SRAMLP2RW64x32)                                       0.04      0.00      0.27 f
  data arrival time                                                                                                             0.27

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16
  clock reconvergence pessimism                                                                                      -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                          0.06      0.00      0.14 r
  clock uncertainty                                                                                                   0.04      0.18
  library hold time                                                                                                   0.07      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][29] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][29]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][29]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][12] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][12]/RSTB (SDFFARX1_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][12]/CLK (SDFFARX1_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                           0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                            0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                   2      2.89
  I_RISC_CORE/U892/A (NBUFFX4_HVT)                                                                          0.02     -0.00      0.30 f
  I_RISC_CORE/U892/Y (NBUFFX4_HVT)                                                                          0.02      0.03      0.33 f
  I_RISC_CORE/n415 (net)                                                                  16     15.38
  I_RISC_CORE/SGI40_31057/A3 (AO22X2_HVT)                                                                   0.02      0.00      0.33 f
  I_RISC_CORE/SGI40_31057/Y (AO22X2_HVT)                                                                    0.04      0.04      0.37 f
  I_RISC_CORE/n767 (net)                                                                   3     14.02
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/I1[6] (SRAMLP2RW128x16)                                             0.04     -0.01      0.36 f
  data arrival time                                                                                                             0.36

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE1 (SRAMLP2RW128x16)                                               0.03      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.04      0.34
  data required time                                                                                                            0.34
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.34
  data arrival time                                                                                                            -0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][18]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][18]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CONTEXT_MEM/ram_read_addr_reg[5] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_CONTEXT_MEM/ram_read_addr_reg[5]/CLK (SDFFARX1_HVT)                                                     0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_read_addr_reg[5]/Q (SDFFARX1_HVT)                                                       0.05      0.12      0.37 f
  I_CONTEXT_MEM/test_so4 (net)                                                             3      5.48
  I_CONTEXT_MEM/ZBUF_37_inst_54619/A (NBUFFX4_HVT)                                                          0.05     -0.01      0.37 f
  I_CONTEXT_MEM/ZBUF_37_inst_54619/Y (NBUFFX4_HVT)                                                          0.05      0.06      0.42 f
  I_CONTEXT_MEM/ZBUF_37_91 (net)                                                           4     23.01
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] (SRAMLP2RW64x8)                                                     0.05      0.00      0.42 f
  data arrival time                                                                                                             0.42

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.32      0.32
  clock reconvergence pessimism                                                                                      -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 (SRAMLP2RW64x8)                                                       0.06      0.00      0.30 r
  clock uncertainty                                                                                                   0.04      0.34
  library hold time                                                                                                   0.06      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                         2.05      2.05
  clock network delay (propagated)                                                                                    0.00      2.05

  sdram_clk (in)                                                                                            0.01      0.00      2.05 f
  sdram_clk (net)                                                                          3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                                  0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                   0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                            1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                    0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                    0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                             1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                    0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                    0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                         3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                          0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                          0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                                 3     59.82
  cts_inv_650746380/A (INVX32_LVT)                                                                          0.02      0.00      2.13 r
  cts_inv_650746380/Y (INVX32_LVT)                                                                          0.03      0.01      2.15 f
  ctsbuf_net_4428419 (net)                                                               103    116.16
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_21/S0 (MUX21X2_RVT)                                                  0.05      0.02      2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_21/Y (MUX21X2_RVT)                                                   0.03      0.04      2.21 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)                                               1      0.93
  ZBUF_4_inst_49931/A (NBUFFX4_HVT)                                                                         0.03      0.00      2.21 r
  ZBUF_4_inst_49931/Y (NBUFFX4_HVT)                                                                         0.03      0.04      2.25 r
  sd_DQ_out[21] (net)                                                                      1     12.45
  sd_DQ_out[21] (out)                                                                                       0.03      0.00      2.25 r
  data arrival time                                                                                                             2.25

  clock SD_DDR_CLK (fall edge)                                                                                        2.05      2.05
  clock network delay (propagated)                                                                                    0.22      2.27
  clock reconvergence pessimism                                                                                      -0.00      2.27
  clock uncertainty                                                                                                   0.04      2.31
  output external delay                                                                                              -0.08      2.23
  data required time                                                                                                            2.23
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            2.23
  data arrival time                                                                                                            -2.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                               0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[9] (SRAMLP2RW128x16)                                             0.13      0.05      0.36 r
  I_RISC_CORE/I_REG_FILE/data_out_C[9] (net)                                               1      3.99
  I_RISC_CORE/U238/A1 (XOR2X1_HVT)                                                                          0.13     -0.03      0.33 r
  I_RISC_CORE/U238/Y (XOR2X1_HVT)                                                                           0.03      0.05      0.38 r
  I_RISC_CORE/RESULT_DATA[9] (net)                                                         2      2.03
  I_RISC_CORE/U385/A1 (AND2X1_HVT)                                                                          0.03      0.00      0.38 r
  I_RISC_CORE/U385/Y (AND2X1_HVT)                                                                           0.02      0.03      0.40 r
  I_RISC_CORE/I_DATA_PATH/N22 (net)                                                        1      2.28
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9]/D (SDFFARX1_LVT)                                                   0.02     -0.00      0.40 r
  data arrival time                                                                                                             0.40

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.38      0.38
  clock reconvergence pessimism                                                                                      -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[9]/CLK (SDFFARX1_LVT)                                                 0.02      0.00      0.35 r
  clock uncertainty                                                                                                   0.04      0.39
  library hold time                                                                                                  -0.01      0.38
  data required time                                                                                                            0.38
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.38
  data arrival time                                                                                                            -0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][27] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][27]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][27]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/pci_rst_n_buf_reg (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][25] (removal check against rising-edge clock clocked by PCI_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: PCI_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.06      0.06

  I_CLOCKING/pci_rst_n_buf_reg/CLK (DFFARX1_HVT)                                                            0.03      0.00      0.06 r
  I_CLOCKING/pci_rst_n_buf_reg/Q (DFFARX1_HVT)                                                              0.02      0.10      0.16 r
  I_CLOCKING/pci_rst_n_buf (net)                                                           1      1.19
  I_CLOCKING/U4/A4 (AO22X1_HVT)                                                                             0.02     -0.00      0.16 r
  I_CLOCKING/U4/Y (AO22X1_HVT)                                                                              0.02      0.04      0.20 r
  I_CLOCKING/pci_rst_n (net)                                                               1      1.46
  I_PCI_TOP/HFSBUF_5850_624/A (NBUFFX4_HVT)                                                                 0.02     -0.00      0.20 r
  I_PCI_TOP/HFSBUF_5850_624/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.24 r
  I_PCI_TOP/HFSNET_138 (net)                                                               1     22.83
  I_PCI_TOP/copt_h_inst_54917/A (NBUFFX2_RVT)                                                               0.04      0.00      0.24 r
  I_PCI_TOP/copt_h_inst_54917/Y (NBUFFX2_RVT)                                                               0.03      0.04      0.28 r
  I_PCI_TOP/copt_net_29792 (net)                                                           4      9.82
  I_PCI_TOP/ZBUF_77_inst_55248/A (NBUFFX8_HVT)                                                              0.03      0.00      0.28 r
  I_PCI_TOP/ZBUF_77_inst_55248/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.33 r
  I_PCI_TOP/ZBUF_77_121 (net)                                                             30     38.41
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][25]/RSTB (SDFFARX2_RVT)                                            0.04      0.00      0.33 r
  data arrival time                                                                                                             0.33

  clock PCI_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.20      0.20
  clock reconvergence pessimism                                                                                      -0.00      0.20
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[3][25]/CLK (SDFFARX2_RVT)                                             0.03      0.00      0.20 r
  clock uncertainty                                                                                                   0.04      0.24
  library hold time                                                                                                   0.07      0.31
  data required time                                                                                                            0.31
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.31
  data arrival time                                                                                                            -0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][27]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][27]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/CLK (SDFFARX1_HVT)                         0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/Q (SDFFARX1_HVT)                           0.04      0.12      0.34 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[4] (net)                                          3      4.16
  I_SDRAM_TOP/U150/A (NBUFFX4_HVT)                                                                          0.04     -0.00      0.34 f
  I_SDRAM_TOP/U150/Y (NBUFFX4_HVT)                                                                          0.04      0.05      0.39 f
  I_SDRAM_TOP/n173 (net)                                                                   2     16.56
  I_SDRAM_TOP/copt_h_inst_54947/A (NBUFFX2_HVT)                                                             0.04      0.00      0.39 f
  I_SDRAM_TOP/copt_h_inst_54947/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.42 f
  I_SDRAM_TOP/copt_net_29822 (net)                                                         1      0.43
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/A1[4] (SRAMLP2RW64x32)                                       0.02     -0.00      0.42 f
  data arrival time                                                                                                             0.42

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.31      0.31
  clock reconvergence pessimism                                                                                      -0.03      0.28
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                         0.05      0.00      0.28 r
  clock uncertainty                                                                                                   0.04      0.32
  library hold time                                                                                                   0.08      0.39
  data required time                                                                                                            0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.39
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.16      0.16

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[3]/CLK (SDFFARX1_HVT)                      0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[3]/Q (SDFFARX1_HVT)                        0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/rd_addr_gray[3] (net)                            2      2.78
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[3]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.27 r
  data arrival time                                                                                                             0.27

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[3]/CLK (SDFFARX1_HVT)                               0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.27
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][21] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                   0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                   0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                  40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                    0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                  39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][21]/RSTB (SDFFARX1_HVT)                                       0.04      0.00      0.43 r
  data arrival time                                                                                                             0.43

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][21]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.43
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                         2.05      2.05
  clock network delay (propagated)                                                                                    0.00      2.05

  sdram_clk (in)                                                                                            0.01      0.00      2.05 f
  sdram_clk (net)                                                                          3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                                  0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                   0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                            1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                    0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                    0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                             1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                    0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                    0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                         3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                          0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                          0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                                 3     59.82
  cts_inv_650746380/A (INVX32_LVT)                                                                          0.02      0.00      2.13 r
  cts_inv_650746380/Y (INVX32_LVT)                                                                          0.03      0.01      2.15 f
  ctsbuf_net_4428419 (net)                                                               103    116.16
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_5/S0 (MUX21X2_RVT)                                                   0.05      0.02      2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_5/Y (MUX21X2_RVT)                                                    0.03      0.04      2.21 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)                                                1      1.14
  ZBUF_4_inst_49935/A (NBUFFX4_HVT)                                                                         0.03      0.00      2.21 r
  ZBUF_4_inst_49935/Y (NBUFFX4_HVT)                                                                         0.03      0.04      2.25 r
  sd_DQ_out[5] (net)                                                                       1     12.38
  sd_DQ_out[5] (out)                                                                                        0.03      0.00      2.25 r
  data arrival time                                                                                                             2.25

  clock SD_DDR_CLK (fall edge)                                                                                        2.05      2.05
  clock network delay (propagated)                                                                                    0.22      2.27
  clock reconvergence pessimism                                                                                      -0.00      2.27
  clock uncertainty                                                                                                   0.04      2.31
  output external delay                                                                                              -0.08      2.23
  data required time                                                                                                            2.23
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            2.23
  data arrival time                                                                                                            -2.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][2]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][23] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                   0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                   0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                  40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                    0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                  39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][23]/RSTB (SDFFARX1_HVT)                                       0.04      0.00      0.43 r
  data arrival time                                                                                                             0.43

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][23]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.43
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][14]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][3]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][30]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][30]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                   0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                   0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                  40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                    0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                  39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][19]/RSTB (SDFFARX1_HVT)                                       0.04      0.00      0.43 r
  data arrival time                                                                                                             0.43

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][19]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.43
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][5]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][19]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][19]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                         0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[18] (SRAMLP2RW64x32)                                      0.28      0.16      0.29 r
  I_SDRAM_TOP/net_sdram_if_wDQ[18] (net)                                                   1     25.47
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18]/D (SDFFARX1_RVT)                                          0.28     -0.01      0.28 r
  data arrival time                                                                                                             0.28

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][18]/CLK (SDFFARX1_RVT)                                        0.04      0.00      0.25 r
  clock uncertainty                                                                                                   0.04      0.29
  library hold time                                                                                                  -0.03      0.26
  data required time                                                                                                            0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.26
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[1]/CLK (SDFFARX1_HVT)                      0.05      0.00      0.17 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[1]/Q (SDFFARX1_HVT)                        0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/rd_addr_gray[1] (net)                            2      2.66
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[1]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.28 r
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[1]/CLK (SDFFARX1_HVT)                               0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                   0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                   0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                  40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                    0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                  39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][1]/RSTB (SDFFARX1_HVT)                                        0.04      0.00      0.43 r
  data arrival time                                                                                                             0.43

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][1]/CLK (SDFFARX1_HVT)                                         0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.43
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][23] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][23]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][23]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][27]/RSTB (SDFFARX2_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][27]/CLK (SDFFARX2_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][11] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][11]/RSTB (SDFFARX2_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][11]/CLK (SDFFARX2_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][3]/RSTB (SDFFARX1_LVT)                                        0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][3]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][6]/RSTB (SDFFARX2_LVT)                                        0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][6]/CLK (SDFFARX2_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                  40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/A (NBUFFX8_HVT)                                                   0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/Y (NBUFFX8_HVT)                                                   0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_62 (net)                                                  23     28.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26]/RSTB (SDFFARX1_HVT)                                       0.03      0.00      0.42 r
  data arrival time                                                                                                             0.42

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][26]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[2] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[2] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[2]/CLK (SDFFARX1_HVT)                      0.05      0.00      0.17 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg[2]/Q (SDFFARX1_HVT)                        0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/rd_addr_gray[2] (net)                            2      2.93
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[2]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.28 r
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[2]/CLK (SDFFARX1_HVT)                               0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                         2.05      2.05
  clock network delay (propagated)                                                                                    0.00      2.05

  sdram_clk (in)                                                                                            0.01      0.00      2.05 f
  sdram_clk (net)                                                                          3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                                  0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                   0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                            1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                    0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                    0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                             1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                    0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                    0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                         3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                          0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                          0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                                 3     59.82
  cts_inv_650746380/A (INVX32_LVT)                                                                          0.02      0.00      2.13 r
  cts_inv_650746380/Y (INVX32_LVT)                                                                          0.03      0.01      2.15 f
  ctsbuf_net_4428419 (net)                                                               103    116.16
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_13/S0 (MUX21X2_RVT)                                                  0.05      0.02      2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_13/Y (MUX21X2_RVT)                                                   0.03      0.04      2.21 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)                                               1      0.94
  ZBUF_4_inst_49927/A (NBUFFX4_HVT)                                                                         0.03      0.00      2.21 r
  ZBUF_4_inst_49927/Y (NBUFFX4_HVT)                                                                         0.03      0.04      2.25 r
  sd_DQ_out[13] (net)                                                                      1     14.29
  sd_DQ_out[13] (out)                                                                                       0.03      0.00      2.25 r
  data arrival time                                                                                                             2.25

  clock SD_DDR_CLK (fall edge)                                                                                        2.05      2.05
  clock network delay (propagated)                                                                                    0.22      2.27
  clock reconvergence pessimism                                                                                      -0.00      2.27
  clock uncertainty                                                                                                   0.04      2.31
  output external delay                                                                                              -0.08      2.23
  data required time                                                                                                            2.23
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            2.23
  data arrival time                                                                                                            -2.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][7] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][7]/RSTB (SDFFARX2_LVT)                                        0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][7]/CLK (SDFFARX2_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.21      0.21

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/CE2 (SRAMLP2RW32x4)                                              0.05      0.00      0.21 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O2[2] (SRAMLP2RW32x4)                                            0.08      0.07      0.29 f
  I_PCI_TOP/pci_read_data[14] (net)                                                        1     10.75
  I_CONTEXT_MEM/SGI8_36986/A (NBUFFX16_HVT)                                                                 0.08      0.00      0.29 f
  I_CONTEXT_MEM/SGI8_36986/Y (NBUFFX16_HVT)                                                                 0.05      0.05      0.34 f
  I_CONTEXT_MEM/n40 (net)                                                                  5     68.67
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/I1[6] (SRAMLP2RW64x8)                                                     0.05      0.01      0.36 f
  data arrival time                                                                                                             0.36

  clock SYS_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.02      0.24
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/CE1 (SRAMLP2RW64x8)                                                       0.05      0.00      0.24 r
  clock uncertainty                                                                                                   0.04      0.28
  library hold time                                                                                                   0.05      0.33
  data required time                                                                                                            0.33
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.33
  data arrival time                                                                                                            -0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/CLK (SDFFARX1_RVT)                                         0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/Q (SDFFARX1_RVT)                                           0.02      0.06      0.34 f
  I_RISC_CORE/aps_rename_18785_ (net)                                                      2      2.83
  I_RISC_CORE/HFSBUF_159_2369/A (NBUFFX8_HVT)                                                               0.02      0.00      0.34 f
  I_RISC_CORE/HFSBUF_159_2369/Y (NBUFFX8_HVT)                                                               0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)                                                     7     40.20
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[3] (SRAMLP2RW128x16)                                             0.03      0.00      0.37 f
  data arrival time                                                                                                             0.37

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (SRAMLP2RW128x16)                                               0.03      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.04      0.35
  data required time                                                                                                            0.35
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.35
  data arrival time                                                                                                            -0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][9]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1]/RSTB (SDFFARX1_LVT)                                        0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][1]/CLK (SDFFARX1_LVT)                                         0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][13]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/R_3 (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/R_3/CLK (SDFFASX1_HVT)                                                                          0.04      0.00      0.17 r
  I_PCI_TOP/R_3/Q (SDFFASX1_HVT)                                                                            0.04      0.12      0.28 f
  I_PCI_TOP/n472 (net)                                                                     2      4.36
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18]/SI (SDFFARX1_HVT)                                             0.04     -0.00      0.28 f
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][18]/CLK (SDFFARX1_HVT)                                            0.06      0.00      0.26 r
  clock uncertainty                                                                                                   0.02      0.28
  library hold time                                                                                                  -0.03      0.26
  data required time                                                                                                            0.26
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.26
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                  40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/A (NBUFFX8_HVT)                                                   0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/Y (NBUFFX8_HVT)                                                   0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_62 (net)                                                  23     28.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14]/RSTB (SDFFARX1_HVT)                                       0.03      0.00      0.42 r
  data arrival time                                                                                                             0.42

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][14]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][29]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][29]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                   0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                   0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                  40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                    0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                    0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                  39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][29]/RSTB (SDFFARX1_HVT)                                       0.04      0.00      0.43 r
  data arrival time                                                                                                             0.43

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][29]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.43
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                  40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/A (NBUFFX8_HVT)                                                   0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/Y (NBUFFX8_HVT)                                                   0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_62 (net)                                                  23     28.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10]/RSTB (SDFFARX1_HVT)                                       0.03      0.00      0.42 r
  data arrival time                                                                                                             0.42

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][10]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                           0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                            0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                   2      2.89
  I_RISC_CORE/U892/A (NBUFFX4_HVT)                                                                          0.02     -0.00      0.30 f
  I_RISC_CORE/U892/Y (NBUFFX4_HVT)                                                                          0.02      0.03      0.33 f
  I_RISC_CORE/n415 (net)                                                                  16     15.38
  I_RISC_CORE/SGI40_31057/A3 (AO22X2_HVT)                                                                   0.02      0.00      0.33 f
  I_RISC_CORE/SGI40_31057/Y (AO22X2_HVT)                                                                    0.04      0.04      0.37 f
  I_RISC_CORE/n767 (net)                                                                   3     14.02
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/I1[6] (SRAMLP2RW128x16)                                             0.04     -0.01      0.36 f
  data arrival time                                                                                                             0.36

  clock SYS_2x_CLK (rise edge)                                                                                        0.00      0.00
  clock network delay (propagated)                                                                                    0.28      0.28
  clock reconvergence pessimism                                                                                      -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE1 (SRAMLP2RW128x16)                                               0.03      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.04      0.34
  data required time                                                                                                            0.34
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.34
  data arrival time                                                                                                            -0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][20]/RSTB (SDFFARX2_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][20]/CLK (SDFFARX2_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][24] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                    0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                    0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                 23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][24]/RSTB (SDFFARX2_LVT)                                       0.03      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][24]/CLK (SDFFARX2_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.06      0.36
  data required time                                                                                                            0.36
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.36
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                  40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/A (NBUFFX8_HVT)                                                   0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/Y (NBUFFX8_HVT)                                                   0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_62 (net)                                                  23     28.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][18]/RSTB (SDFFARX1_HVT)                                       0.03      0.00      0.42 r
  data arrival time                                                                                                             0.42

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][18]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                   0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                   0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                 14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                  0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                  0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                  40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/A (NBUFFX8_HVT)                                                   0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16225_784/Y (NBUFFX8_HVT)                                                   0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_62 (net)                                                  23     28.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][22]/RSTB (SDFFARX1_HVT)                                       0.03      0.00      0.42 r
  data arrival time                                                                                                             0.42

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.27      0.27
  clock reconvergence pessimism                                                                                      -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][22]/CLK (SDFFARX1_HVT)                                        0.05      0.00      0.27 r
  clock uncertainty                                                                                                   0.04      0.31
  library hold time                                                                                                   0.09      0.40
  data required time                                                                                                            0.40
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.40
  data arrival time                                                                                                            -0.42
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                          0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                            0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                         1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                             0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                              0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                             1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                              0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                              0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                             30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                             0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                             0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                         1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                              0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                              0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                             40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/A (NBUFFX8_HVT)                                                     0.03      0.01      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_609_844/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_120 (net)                                                 30     39.78
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15]/RSTB (SDFFARX1_LVT)                                       0.04      0.00      0.39 r
  data arrival time                                                                                                             0.39

  clock SDRAM_CLK (rise edge)                                                                                         0.00      0.00
  clock network delay (propagated)                                                                                    0.26      0.26
  clock reconvergence pessimism                                                                                      -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[13][15]/CLK (SDFFARX1_LVT)                                        0.05      0.00      0.26 r
  clock uncertainty                                                                                                   0.04      0.30
  library hold time                                                                                                   0.07      0.37
  data required time                                                                                                            0.37
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.37
  data arrival time                                                                                                            -0.39
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                 Fanout    Cap      Trans      Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.17      0.17

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[0]/CLK (SDFFARX1_HVT)                       0.06      0.00      0.17 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[0]/Q (SDFFARX1_HVT)                         0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/wr_addr_gray[0] (net)                             2      2.25
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[0]/D (SDFFARX2_HVT)                                  0.03     -0.00      0.28 r
  data arrival time                                                                                                             0.28

  clock ate_clk (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                    0.25      0.25
  clock reconvergence pessimism                                                                                      -0.00      0.25
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[0]/CLK (SDFFARX2_HVT)                                0.06      0.00      0.25 r
  clock uncertainty                                                                                                   0.02      0.27
  library hold time                                                                                                  -0.02      0.25
  data required time                                                                                                            0.25
  -------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                            0.25
  data arrival time                                                                                                            -0.28
  -------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                   0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[4]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[4]/Q (SDFFARX1_HVT)                        0.03      0.11      0.26 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/wr_addr_gray[4] (net)                            2      2.66
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[4]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.26 r
  data arrival time                                                                                                               0.26

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[4]/CLK (SDFFARX1_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.23
  data required time                                                                                                              0.23
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.23
  data arrival time                                                                                                              -0.26
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                      0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                    39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][3]/RSTB (SDFFARX2_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[34][3]/CLK (SDFFARX2_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.02



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[5] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[5] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[5]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[5]/Q (SDFFARX1_HVT)                        0.03      0.11      0.26 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/wr_addr_gray[5] (net)                            2      2.58
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[5]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.26 r
  data arrival time                                                                                                               0.26

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.23
  data required time                                                                                                              0.23
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.23
  data arrival time                                                                                                              -0.26
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.02



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][8] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/copt_h_inst_54911/A (NBUFFX2_HVT)                                                               0.04      0.00      0.27 r
  I_SDRAM_TOP/copt_h_inst_54911/Y (NBUFFX2_HVT)                                                               0.02      0.03      0.30 r
  I_SDRAM_TOP/copt_net_29786 (net)                                                           1      3.02
  I_SDRAM_TOP/HFSBUF_5829_848/A (NBUFFX32_HVT)                                                                0.02      0.00      0.30 r
  I_SDRAM_TOP/HFSBUF_5829_848/Y (NBUFFX32_HVT)                                                                0.03      0.04      0.34 r
  I_SDRAM_TOP/HFSNET_73 (net)                                                               40     81.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/A (NBUFFX8_HVT)                                                      0.03      0.00      0.35 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_1618_841/Y (NBUFFX8_HVT)                                                      0.03      0.04      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_117 (net)                                                   23     31.51
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][8]/RSTB (SDFFARX2_LVT)                                          0.03      0.00      0.39 r
  data arrival time                                                                                                               0.39

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.26      0.26
  clock reconvergence pessimism                                                                                        -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[38][8]/CLK (SDFFARX2_LVT)                                           0.05      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.06      0.36
  data required time                                                                                                              0.36
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.36
  data arrival time                                                                                                              -0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.02



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.34 f
  I_RISC_CORE/aps_rename_18785_ (net)                                                        2      2.83
  I_RISC_CORE/HFSBUF_159_2369/A (NBUFFX8_HVT)                                                                 0.02      0.00      0.34 f
  I_RISC_CORE/HFSBUF_159_2369/Y (NBUFFX8_HVT)                                                                 0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)                                                       7     40.20
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[3] (SRAMLP2RW128x16)                                               0.03      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.02



  Startpoint: sdram_clk (input port clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14] (output port clocked by SD_DDR_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: **in2out_default**
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                                                                                           2.05      2.05
  clock network delay (propagated)                                                                                      0.00      2.05

  sdram_clk (in)                                                                                              0.01      0.00      2.05 f
  sdram_clk (net)                                                                            3      4.95
  snps_OCC_controller/U27/A3 (AOI22X1_LVT)                                                                    0.01     -0.00      2.05 f
  snps_OCC_controller/U27/Y (AOI22X1_LVT)                                                                     0.02      0.03      2.08 r
  snps_OCC_controller/n17 (net)                                                              1      1.95
  snps_OCC_controller/cts_buf_653346406/A (NBUFFX16_LVT)                                                      0.02      0.00      2.08 r
  snps_OCC_controller/cts_buf_653346406/Y (NBUFFX16_LVT)                                                      0.02      0.02      2.11 r
  snps_OCC_controller/ctsbuf_net_4728422 (net)                                               1     17.39
  snps_OCC_controller/U24/A (INVX32_LVT)                                                                      0.02      0.00      2.11 r
  snps_OCC_controller/U24/Y (INVX32_LVT)                                                                      0.02      0.01      2.12 f
  snps_OCC_controller/clk[2] (net)                                                           3     35.35
  cts_inv_651246385/A (INVX16_RVT)                                                                            0.02      0.00      2.12 f
  cts_inv_651246385/Y (INVX16_RVT)                                                                            0.02      0.02      2.13 r
  ctsbuf_net_4628421 (net)                                                                   3     59.82
  cts_inv_650746380/A (INVX32_LVT)                                                                            0.02      0.00      2.13 r
  cts_inv_650746380/Y (INVX32_LVT)                                                                            0.03      0.01      2.15 f
  ctsbuf_net_4428419 (net)                                                                 103    116.16
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_14/S0 (MUX21X2_RVT)                                                    0.05      0.02      2.17 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_14/Y (MUX21X2_RVT)                                                     0.03      0.04      2.21 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)                                                 1      1.00
  ZBUF_4_inst_49920/A (NBUFFX4_HVT)                                                                           0.03      0.00      2.21 r
  ZBUF_4_inst_49920/Y (NBUFFX4_HVT)                                                                           0.03      0.04      2.25 r
  sd_DQ_out[14] (net)                                                                        1     15.07
  sd_DQ_out[14] (out)                                                                                         0.03      0.00      2.25 r
  data arrival time                                                                                                               2.25

  clock SD_DDR_CLK (fall edge)                                                                                          2.05      2.05
  clock network delay (propagated)                                                                                      0.22      2.27
  clock reconvergence pessimism                                                                                        -0.00      2.27
  clock uncertainty                                                                                                     0.04      2.31
  output external delay                                                                                                -0.08      2.23
  data required time                                                                                                              2.23
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              2.23
  data arrival time                                                                                                              -2.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5]/CLK (SDFFARX1_HVT)                              0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5]/Q (SDFFARX1_HVT)                                0.04      0.12      0.28 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count[5] (net)                                  3      3.85
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4]/SI (SDFFARX1_HVT)                                                0.04     -0.00      0.28 f
  data arrival time                                                                                                               0.28

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.01      0.26
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg[10][4]/CLK (SDFFARX1_HVT)                                               0.06      0.00      0.26 r
  clock uncertainty                                                                                                     0.02      0.28
  library hold time                                                                                                    -0.03      0.26
  data required time                                                                                                              0.26
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.26
  data arrival time                                                                                                              -0.28
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[23] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[23]/CLK (SDFFX1_HVT)                                                     0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg[23]/Q (SDFFX1_HVT)                                                       0.02      0.09      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/n18007 (net)                                                        1      1.02
  I_SDRAM_TOP/I_SDRAM_IF/U7591/A (NBUFFX2_HVT)                                                                0.02      0.00      0.20 f
  I_SDRAM_TOP/I_SDRAM_IF/U7591/Y (NBUFFX2_HVT)                                                                0.02      0.03      0.23 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[23] (net)                                           2      2.96
  I_SDRAM_TOP/copt_h_inst_54933/A (NBUFFX4_HVT)                                                               0.02     -0.00      0.23 f
  I_SDRAM_TOP/copt_h_inst_54933/Y (NBUFFX4_HVT)                                                               0.05      0.05      0.28 f
  I_SDRAM_TOP/copt_net_29808 (net)                                                           1     22.76
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/I1[23] (SRAMLP2RW64x32)                                         0.05     -0.01      0.27 f
  data arrival time                                                                                                               0.27

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16
  clock reconvergence pessimism                                                                                        -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                            0.06      0.00      0.14 r
  clock uncertainty                                                                                                     0.04      0.18
  library hold time                                                                                                     0.06      0.24
  data required time                                                                                                              0.24
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.24
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.34 f
  I_RISC_CORE/aps_rename_18784_ (net)                                                        1      2.02
  I_RISC_CORE/SGI14_37458/A (NBUFFX8_HVT)                                                                     0.02     -0.00      0.34 f
  I_RISC_CORE/SGI14_37458/Y (NBUFFX8_HVT)                                                                     0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)                                                       8     37.54
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[4] (SRAMLP2RW128x16)                                               0.03      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.35
  data required time                                                                                                              0.35
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.35
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_RVT)                                            0.03      0.00      0.23 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_RegB_reg/Q (SDFFARX1_RVT)                                              0.03      0.07      0.31 f
  I_RISC_CORE/UseData_Imm_Or_RegB (net)                                                      2      2.75
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0]/SI (SDFFARX1_RVT)                                             0.03     -0.00      0.30 f
  data arrival time                                                                                                               0.30

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.29      0.29
  clock reconvergence pessimism                                                                                        -0.02      0.27
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[0]/CLK (SDFFARX1_RVT)                                            0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.02      0.29
  library hold time                                                                                                    -0.02      0.28
  data required time                                                                                                              0.28
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.28
  data arrival time                                                                                                              -0.30
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/CE2 (SRAMLP2RW32x4)                                                0.06      0.00      0.25 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5/O2[3] (SRAMLP2RW32x4)                                              0.07      0.06      0.31 f
  I_PCI_TOP/pci_read_data[19] (net)                                                          1      5.40
  I_CONTEXT_MEM/U220/A (NBUFFX8_HVT)                                                                          0.07     -0.01      0.30 f
  I_CONTEXT_MEM/U220/Y (NBUFFX8_HVT)                                                                          0.05      0.05      0.35 f
  I_CONTEXT_MEM/n262 (net)                                                                   1     31.62
  I_CONTEXT_MEM/U221/A (NBUFFX8_HVT)                                                                          0.05     -0.00      0.35 f
  I_CONTEXT_MEM/U221/Y (NBUFFX8_HVT)                                                                          0.06      0.05      0.40 f
  I_CONTEXT_MEM/n263 (net)                                                                   5     53.29
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/I1[3] (SRAMLP2RW64x8)                                                       0.07      0.01      0.41 f
  data arrival time                                                                                                               0.41

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.31      0.31
  clock reconvergence pessimism                                                                                        -0.03      0.29
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_3/CE1 (SRAMLP2RW64x8)                                                         0.06      0.00      0.29 r
  clock uncertainty                                                                                                     0.04      0.33
  library hold time                                                                                                     0.06      0.38
  data required time                                                                                                              0.38
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.38
  data arrival time                                                                                                              -0.41
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                      0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                    39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25]/RSTB (SDFFARX2_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][25]/CLK (SDFFARX2_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.13      0.13

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/CE2 (SRAMLP2RW64x32)                                           0.05      0.00      0.13 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0/O2[15] (SRAMLP2RW64x32)                                        0.07      0.06      0.19 r
  I_SDRAM_TOP/net_sdram_if_wDQ[15] (net)                                                     1      5.54
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF36/A (DELLN1X2_RVT)                                                           0.07     -0.04      0.15 r
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF36/Y (DELLN1X2_RVT)                                                           0.02      0.10      0.25 r
  I_SDRAM_TOP/net_PTECO_HOLD_NET36 (net)                                                     1      2.86
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF32/A (NBUFFX4_HVT)                                                            0.02     -0.00      0.25 r
  I_SDRAM_TOP/U_1_PTECO_HOLD_BUF32/Y (NBUFFX4_HVT)                                                            0.04      0.05      0.30 r
  I_SDRAM_TOP/net_PTECO_HOLD_NET32 (net)                                                     1     23.19
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15]/D (SDFFARX1_HVT)                                            0.04     -0.00      0.29 r
  data arrival time                                                                                                               0.29

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.26      0.26
  clock reconvergence pessimism                                                                                        -0.01      0.25
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[40][15]/CLK (SDFFARX1_HVT)                                          0.04      0.00      0.25 r
  clock uncertainty                                                                                                     0.04      0.29
  library hold time                                                                                                    -0.02      0.27
  data required time                                                                                                              0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.27
  data arrival time                                                                                                              -0.29
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[4] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[4]/CLK (SDFFARX1_HVT)                         0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[4]/Q (SDFFARX1_HVT)                           0.03      0.11      0.27 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/wr_addr_gray[4] (net)                               2      2.36
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[4]/D (SDFFARX1_HVT)                                    0.03     -0.00      0.27 r
  data arrival time                                                                                                               0.27

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.24      0.24
  clock reconvergence pessimism                                                                                        -0.00      0.24
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[4]/CLK (SDFFARX1_HVT)                                  0.06      0.00      0.24 r
  clock uncertainty                                                                                                     0.02      0.26
  library hold time                                                                                                    -0.02      0.25
  data required time                                                                                                              0.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.25
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/CLK (SDFFARX1_HVT)                            0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/Q (SDFFARX1_HVT)                              0.03      0.11      0.22 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/wr_addr[4] (net)                                             3      3.17
  I_SDRAM_TOP/HFSBUF_153_2395/A (NBUFFX4_HVT)                                                                 0.03     -0.00      0.22 f
  I_SDRAM_TOP/HFSBUF_153_2395/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.27 f
  I_SDRAM_TOP/HFSNET_93 (net)                                                                3     19.42
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/A1[4] (SRAMLP2RW64x32)                                          0.04      0.00      0.27 f
  data arrival time                                                                                                               0.27

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16
  clock reconvergence pessimism                                                                                        -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0/CE1 (SRAMLP2RW64x32)                                            0.06      0.00      0.14 r
  clock uncertainty                                                                                                     0.04      0.18
  library hold time                                                                                                     0.07      0.25
  data required time                                                                                                              0.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.25
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[20]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.34 f
  I_RISC_CORE/aps_rename_18784_ (net)                                                        1      2.02
  I_RISC_CORE/SGI14_37458/A (NBUFFX8_HVT)                                                                     0.02     -0.00      0.34 f
  I_RISC_CORE/SGI14_37458/Y (NBUFFX8_HVT)                                                                     0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)                                                       8     37.54
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[4] (SRAMLP2RW128x16)                                               0.03      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.35
  data required time                                                                                                              0.35
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.35
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[2] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[2] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[2]/CLK (SDFFARX1_HVT)                         0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[2]/Q (SDFFARX1_HVT)                           0.03      0.11      0.27 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/wr_addr_gray[2] (net)                               2      3.03
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[2]/D (SDFFARX1_HVT)                                    0.03     -0.00      0.27 r
  data arrival time                                                                                                               0.27

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25
  clock reconvergence pessimism                                                                                        -0.00      0.25
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[2]/CLK (SDFFARX1_HVT)                                  0.06      0.00      0.25 r
  clock uncertainty                                                                                                     0.02      0.27
  library hold time                                                                                                    -0.02      0.25
  data required time                                                                                                              0.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.25
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][21] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_7556_777/Y (NBUFFX8_HVT)                                                      0.04      0.05      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_55 (net)                                                    39     51.91
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][21]/RSTB (SDFFARX2_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[35][21]/CLK (SDFFARX2_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][16] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][16]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][16]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.20      0.20

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/CE2 (SRAMLP2RW32x4)                                                0.04      0.00      0.20 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O2[3] (SRAMLP2RW32x4)                                              0.09      0.08      0.28 f
  I_PCI_TOP/pci_read_data[11] (net)                                                          1     13.39
  I_CONTEXT_MEM/SGI8_32575/A (NBUFFX16_HVT)                                                                   0.09     -0.00      0.28 f
  I_CONTEXT_MEM/SGI8_32575/Y (NBUFFX16_HVT)                                                                   0.05      0.06      0.34 f
  I_CONTEXT_MEM/n24 (net)                                                                    5     69.78
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/I1[3] (SRAMLP2RW64x8)                                                       0.06      0.02      0.36 f
  data arrival time                                                                                                               0.36

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.26      0.26
  clock reconvergence pessimism                                                                                        -0.02      0.24
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_2/CE1 (SRAMLP2RW64x8)                                                         0.05      0.00      0.24 r
  clock uncertainty                                                                                                     0.04      0.28
  library hold time                                                                                                     0.05      0.33
  data required time                                                                                                              0.33
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.33
  data arrival time                                                                                                              -0.36
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.33      0.33

  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/CLK (SDFFARX1_HVT)                                     0.03      0.00      0.33 r
  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/Q (SDFFARX1_HVT)                                       0.03      0.08      0.42 r
  I_RISC_CORE/PSW[6] (net)                                                                   3      3.33
  I_RISC_CORE/U77/A (NBUFFX4_HVT)                                                                             0.03     -0.00      0.42 r
  I_RISC_CORE/U77/Y (NBUFFX4_HVT)                                                                             0.03      0.03      0.45 r
  I_RISC_CORE/n665 (net)                                                                    10     14.39
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3]/D (SDFFARX1_HVT)                                   0.03      0.00      0.45 r
  data arrival time                                                                                                               0.45

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.42      0.42
  clock reconvergence pessimism                                                                                        -0.03      0.40
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][3]/CLK (SDFFARX1_HVT)                                 0.03      0.00      0.40 r
  clock uncertainty                                                                                                     0.04      0.44
  library hold time                                                                                                    -0.01      0.42
  data required time                                                                                                              0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.42
  data arrival time                                                                                                              -0.45
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][27]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][27]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[3]/CLK (SDFFARX1_HVT)                         0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg[3]/Q (SDFFARX1_HVT)                           0.03      0.11      0.27 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/wr_addr_gray[3] (net)                               2      2.72
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[3]/D (SDFFARX1_HVT)                                    0.03     -0.00      0.27 r
  data arrival time                                                                                                               0.27

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25
  clock reconvergence pessimism                                                                                        -0.00      0.25
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/syncff_reg[3]/CLK (SDFFARX1_HVT)                                  0.06      0.00      0.25 r
  clock uncertainty                                                                                                     0.02      0.27
  library hold time                                                                                                    -0.02      0.25
  data required time                                                                                                              0.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.25
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CONTEXT_MEM/ram_read_addr_reg[4] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25

  I_CONTEXT_MEM/ram_read_addr_reg[4]/CLK (SDFFARX1_HVT)                                                       0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_read_addr_reg[4]/Q (SDFFARX1_HVT)                                                         0.05      0.12      0.37 f
  I_CONTEXT_MEM/test_so1 (net)                                                               3      5.00
  U723/A (NBUFFX8_HVT)                                                                                        0.05     -0.00      0.37 f
  U723/Y (NBUFFX8_HVT)                                                                                        0.05      0.05      0.43 f
  n1367 (net)                                                                               11     49.42
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/A2[4] (SRAMLP2RW64x8)                                                       0.05      0.00      0.43 f
  data arrival time                                                                                                               0.43

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.32      0.32
  clock reconvergence pessimism                                                                                        -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/CE2 (SRAMLP2RW64x8)                                                         0.06      0.00      0.30 r
  clock uncertainty                                                                                                     0.04      0.34
  library hold time                                                                                                     0.06      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CONTEXT_MEM/ram_read_addr_reg[5] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25

  I_CONTEXT_MEM/ram_read_addr_reg[5]/CLK (SDFFARX1_HVT)                                                       0.03      0.00      0.25 r
  I_CONTEXT_MEM/ram_read_addr_reg[5]/Q (SDFFARX1_HVT)                                                         0.05      0.12      0.37 f
  I_CONTEXT_MEM/test_so4 (net)                                                               3      5.48
  U722/A (NBUFFX8_HVT)                                                                                        0.05     -0.01      0.37 f
  U722/Y (NBUFFX8_HVT)                                                                                        0.05      0.05      0.42 f
  n1366 (net)                                                                               10     50.09
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/A2[5] (SRAMLP2RW64x8)                                                       0.06      0.00      0.43 f
  data arrival time                                                                                                               0.43

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.32      0.32
  clock reconvergence pessimism                                                                                        -0.02      0.30
  I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/CE2 (SRAMLP2RW64x8)                                                         0.06      0.00      0.30 r
  clock uncertainty                                                                                                     0.04      0.34
  library hold time                                                                                                     0.06      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2]/CLK (SDFFARX1_HVT)                           0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[2]/Q (SDFFARX1_HVT)                             0.05      0.12      0.35 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[2] (net)                                            3      5.29
  I_SDRAM_TOP/U151/A (NBUFFX4_HVT)                                                                            0.05     -0.01      0.34 f
  I_SDRAM_TOP/U151/Y (NBUFFX4_HVT)                                                                            0.04      0.05      0.39 f
  I_SDRAM_TOP/n174 (net)                                                                     2     16.64
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/A1[2] (SRAMLP2RW64x32)                                         0.04     -0.00      0.39 f
  data arrival time                                                                                                               0.39

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.25
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                           0.04      0.00      0.25 r
  clock uncertainty                                                                                                     0.04      0.29
  library hold time                                                                                                     0.07      0.36
  data required time                                                                                                              0.36
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.36
  data arrival time                                                                                                              -0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.21      0.21

  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7/CE2 (SRAMLP2RW32x4)                                                0.05      0.00      0.21 r
  I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7/O2[0] (SRAMLP2RW32x4)                                              0.04      0.05      0.27 f
  I_PCI_TOP/pci_read_data[24] (net)                                                          1      5.26
  I_CONTEXT_MEM/U242/A (NBUFFX4_HVT)                                                                          0.04     -0.01      0.26 f
  I_CONTEXT_MEM/U242/Y (NBUFFX4_HVT)                                                                          0.04      0.06      0.31 f
  I_CONTEXT_MEM/n284 (net)                                                                   1     24.74
  I_CONTEXT_MEM/U243/A (NBUFFX8_HVT)                                                                          0.04      0.00      0.31 f
  I_CONTEXT_MEM/U243/Y (NBUFFX8_HVT)                                                                          0.06      0.05      0.36 f
  I_CONTEXT_MEM/n285 (net)                                                                   5     56.13
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] (SRAMLP2RW64x8)                                                       0.06      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.02      0.25
  I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 (SRAMLP2RW64x8)                                                         0.06      0.00      0.25 r
  clock uncertainty                                                                                                     0.04      0.29
  library hold time                                                                                                     0.05      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][6]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][18]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][18]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[19]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.34 f
  I_RISC_CORE/aps_rename_18785_ (net)                                                        2      2.83
  I_RISC_CORE/HFSBUF_159_2369/A (NBUFFX8_HVT)                                                                 0.02      0.00      0.34 f
  I_RISC_CORE/HFSBUF_159_2369/Y (NBUFFX8_HVT)                                                                 0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)                                                       7     40.20
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[3] (SRAMLP2RW128x16)                                               0.03      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[5] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.16      0.16

  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5]/CLK (SDFFARX1_HVT)                              0.04      0.00      0.16 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg[5]/Q (SDFFARX1_HVT)                                0.03      0.11      0.28 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count[5] (net)                                  3      3.84
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[5]/D (SDFFARX1_HVT)                                   0.03     -0.00      0.28 r
  data arrival time                                                                                                               0.28

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25
  clock reconvergence pessimism                                                                                        -0.00      0.25
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_HVT)                                 0.06      0.00      0.25 r
  clock uncertainty                                                                                                     0.02      0.27
  library hold time                                                                                                    -0.02      0.25
  data required time                                                                                                              0.25
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.25
  data arrival time                                                                                                              -0.28
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.33 f
  I_RISC_CORE/aps_rename_18786_ (net)                                                        1      1.53
  I_RISC_CORE/SGI13_37668/A (NBUFFX8_HVT)                                                                     0.02      0.00      0.33 f
  I_RISC_CORE/SGI13_37668/Y (NBUFFX8_HVT)                                                                     0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)                                                       8     46.02
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[2] (SRAMLP2RW128x16)                                               0.04      0.01      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][2]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][0]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[3] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[3]/CLK (SDFFARX1_HVT)                      0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[3]/Q (SDFFARX1_HVT)                        0.03      0.11      0.26 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/wr_addr_gray[3] (net)                            2      3.18
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[3]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.26 r
  data arrival time                                                                                                               0.26

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[3]/CLK (SDFFARX1_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.23
  data required time                                                                                                              0.23
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.23
  data arrival time                                                                                                              -0.26
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][30]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][30]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][10]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][4]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][13]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][31]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][31]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][8]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][12]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][26]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][26]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.25      0.25

  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_RVT)                                             0.03      0.00      0.25 r
  I_RISC_CORE/I_CONTROL/UseData_Imm_Or_ALU_reg/QN (SDFFARX1_RVT)                                              0.02      0.04      0.30 f
  I_RISC_CORE/n509 (net)                                                                     2      2.89
  I_RISC_CORE/U892/A (NBUFFX4_HVT)                                                                            0.02     -0.00      0.30 f
  I_RISC_CORE/U892/Y (NBUFFX4_HVT)                                                                            0.02      0.03      0.33 f
  I_RISC_CORE/n415 (net)                                                                    16     15.38
  I_RISC_CORE/SGI40_31057/A3 (AO22X2_HVT)                                                                     0.02      0.00      0.33 f
  I_RISC_CORE/SGI40_31057/Y (AO22X2_HVT)                                                                      0.04      0.04      0.37 f
  I_RISC_CORE/n767 (net)                                                                     3     14.02
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/I1[6] (SRAMLP2RW128x16)                                               0.04     -0.01      0.36 f
  data arrival time                                                                                                               0.36

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.02      0.25
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.25 r
  clock uncertainty                                                                                                     0.04      0.29
  library hold time                                                                                                     0.04      0.33
  data required time                                                                                                              0.33
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.33
  data arrival time                                                                                                              -0.36
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27

  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/CLK (SDFFARX1_RVT)                                     0.02      0.00      0.27 r
  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/Q (SDFFARX1_RVT)                                       0.03      0.07      0.33 r
  I_RISC_CORE/PSW[3] (net)                                                                   3      5.75
  I_RISC_CORE/U95/A (NBUFFX2_HVT)                                                                             0.03     -0.00      0.33 r
  I_RISC_CORE/U95/Y (NBUFFX2_HVT)                                                                             0.03      0.03      0.37 r
  I_RISC_CORE/n657 (net)                                                                     9     12.25
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0]/D (SDFFARX1_HVT)                                   0.03      0.00      0.37 r
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.34      0.34
  clock reconvergence pessimism                                                                                        -0.02      0.32
  I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg[4][0]/CLK (SDFFARX1_HVT)                                 0.02      0.00      0.32 r
  clock uncertainty                                                                                                     0.04      0.36
  library hold time                                                                                                    -0.02      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][28] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][28]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][28]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX4_HVT)                                                    0.04      0.00      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX4_HVT)                                                    0.03      0.04      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_29825 (net)                                                9     10.39
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2450_inst_55304/A (NBUFFX2_HVT)                                                 0.03      0.00      0.36 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2450_inst_55304/Y (NBUFFX2_HVT)                                                 0.02      0.03      0.39 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2450_127 (net)                                                 2      2.64
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12]/RSTB (SDFFARX1_RVT)                                         0.02      0.00      0.39 r
  data arrival time                                                                                                               0.39

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.26      0.26
  clock reconvergence pessimism                                                                                        -0.00      0.26
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[14][12]/CLK (SDFFARX1_RVT)                                          0.05      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.07      0.37
  data required time                                                                                                              0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.37
  data arrival time                                                                                                              -0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6]/CLK (SDFFARX1_RVT)                                            0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[6]/Q (SDFFARX1_RVT)                                              0.02      0.06      0.34 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)                                                        3      3.75
  I_RISC_CORE/SGI19_31233/A (NBUFFX8_HVT)                                                                     0.02     -0.00      0.34 f
  I_RISC_CORE/SGI19_31233/Y (NBUFFX8_HVT)                                                                     0.02      0.03      0.37 f
  I_RISC_CORE/n628 (net)                                                                     7     28.39
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[6] (SRAMLP2RW128x16)                                               0.02      0.00      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/CE2 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.05      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_BLENDER_1/R_672 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/R_309 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.24      0.24

  I_BLENDER_1/R_672/CLK (SDFFX2_LVT)                                                                          0.02      0.00      0.24 r
  I_BLENDER_1/R_672/Q (SDFFX2_LVT)                                                                            0.03      0.07      0.31 r
  I_BLENDER_1/n2076 (net)                                                                    8     11.11
  I_BLENDER_1/R_309/D (SDFFX1_RVT)                                                                            0.03      0.00      0.32 r
  data arrival time                                                                                                               0.32

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.29      0.29
  clock reconvergence pessimism                                                                                        -0.02      0.27
  I_BLENDER_1/R_309/CLK (SDFFX1_RVT)                                                                          0.02      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                    -0.03      0.29
  data required time                                                                                                              0.29
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.29
  data arrival time                                                                                                              -0.32
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][7] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][7]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][7]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[0] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[0]/CLK (SDFFARX2_HVT)                      0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[0]/Q (SDFFARX2_HVT)                        0.03      0.11      0.27 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/wr_addr_gray[0] (net)                            2      2.64
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[0]/D (SDFFARX2_HVT)                                 0.03     -0.00      0.27 r
  data arrival time                                                                                                               0.27

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[0]/CLK (SDFFARX2_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.24
  data required time                                                                                                              0.24
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.24
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][30]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][30]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.31      0.31

  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE2 (SRAMLP2RW128x16)                                                 0.03      0.00      0.31 r
  I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[2] (SRAMLP2RW128x16)                                               0.13      0.04      0.35 r
  I_RISC_CORE/I_REG_FILE/data_out_C[2] (net)                                                 1      2.85
  I_RISC_CORE/U233/A0 (HADDX1_HVT)                                                                            0.13     -0.02      0.34 r
  I_RISC_CORE/U233/SO (HADDX1_HVT)                                                                            0.02      0.04      0.37 r
  I_RISC_CORE/RESULT_DATA[2] (net)                                                           2      2.03
  I_RISC_CORE/U380/A1 (AND2X1_HVT)                                                                            0.02      0.00      0.37 r
  I_RISC_CORE/U380/Y (AND2X1_HVT)                                                                             0.02      0.03      0.40 r
  I_RISC_CORE/I_DATA_PATH/N15 (net)                                                          1      2.58
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2]/D (SDFFARX1_RVT)                                                     0.02     -0.00      0.40 r
  data arrival time                                                                                                               0.40

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.38      0.38
  clock reconvergence pessimism                                                                                        -0.03      0.35
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[2]/CLK (SDFFARX1_RVT)                                                   0.02      0.00      0.35 r
  clock uncertainty                                                                                                     0.04      0.39
  library hold time                                                                                                    -0.02      0.37
  data required time                                                                                                              0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.37
  data arrival time                                                                                                              -0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][29]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][29]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/A (NBUFFX8_HVT)                                                     0.04      0.01      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_29012_806/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_84 (net)                                                    30     38.29
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][20]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[30][20]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][19] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][19]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][19]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][14] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/A (NBUFFX8_HVT)                                                     0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_105 (net)                                                   25     33.18
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][14]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][14]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[6] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[6] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[6]/CLK (SDFFARX1_HVT)                            0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[6]/Q (SDFFARX1_HVT)                              0.03      0.11      0.26 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count[6] (net)                                3      3.41
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[6]/D (SDFFARX1_HVT)                                 0.03     -0.00      0.26 r
  data arrival time                                                                                                               0.26

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[6]/CLK (SDFFARX1_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.23
  data required time                                                                                                              0.23
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.23
  data arrival time                                                                                                              -0.26
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][27]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][27]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][11]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_60 (net)                                                    32     41.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][2]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: func
  Corner: ff_m40c
  Scenario: func.ff_m40c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28

  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18]/CLK (SDFFARX1_RVT)                                           0.02      0.00      0.28 r
  I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[18]/Q (SDFFARX1_RVT)                                             0.02      0.06      0.33 f
  I_RISC_CORE/aps_rename_18786_ (net)                                                        1      1.53
  I_RISC_CORE/SGI13_37668/A (NBUFFX8_HVT)                                                                     0.02      0.00      0.33 f
  I_RISC_CORE/SGI13_37668/Y (NBUFFX8_HVT)                                                                     0.03      0.03      0.37 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)                                                       8     46.02
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[2] (SRAMLP2RW128x16)                                               0.04      0.01      0.37 f
  data arrival time                                                                                                               0.37

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.26
  I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/CE1 (SRAMLP2RW128x16)                                                 0.03      0.00      0.26 r
  clock uncertainty                                                                                                     0.04      0.30
  library hold time                                                                                                     0.04      0.34
  data required time                                                                                                              0.34
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.34
  data arrival time                                                                                                              -0.37
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][22] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/A (NBUFFX8_HVT)                                                     0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_105 (net)                                                   25     33.18
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][22]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][22]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][2] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/A (NBUFFX8_HVT)                                                     0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_105 (net)                                                   25     33.18
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][2]/RSTB (SDFFARX1_HVT)                                          0.03      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][2]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0] (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_2x_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.33      0.33

  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/CLK (SDFFARX1_HVT)                                     0.03      0.00      0.33 r
  I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/Q (SDFFARX1_HVT)                                       0.03      0.09      0.42 r
  I_RISC_CORE/PSW[7] (net)                                                                   3      3.74
  I_RISC_CORE/U75/A (NBUFFX4_HVT)                                                                             0.03     -0.00      0.42 r
  I_RISC_CORE/U75/Y (NBUFFX4_HVT)                                                                             0.03      0.03      0.45 r
  I_RISC_CORE/n669 (net)                                                                    10     15.30
  I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0]/D (SDFFARX1_HVT)                                   0.03      0.00      0.45 r
  data arrival time                                                                                                               0.45

  clock SYS_2x_CLK (rise edge)                                                                                          0.00      0.00
  clock network delay (propagated)                                                                                      0.42      0.42
  clock reconvergence pessimism                                                                                        -0.03      0.40
  I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg[4][0]/CLK (SDFFARX1_HVT)                                 0.03      0.00      0.40 r
  clock uncertainty                                                                                                     0.04      0.44
  library hold time                                                                                                    -0.01      0.42
  data required time                                                                                                              0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.42
  data arrival time                                                                                                              -0.45
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/A (NBUFFX8_HVT)                                                     0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_105 (net)                                                   25     33.18
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6]/RSTB (SDFFARX1_HVT)                                          0.03      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][6]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][26] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_15945_789/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_67 (net)                                                    32     40.85
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][26]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[22][26]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_60 (net)                                                    32     41.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][31]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][31]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][18] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][18]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][18]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_60 (net)                                                    32     41.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][0]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][3]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][3]/CLK (SDFFARX1_HVT)                                           0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][20] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_60 (net)                                                    32     41.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][20]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][20]/CLK (SDFFARX1_HVT)                                          0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[1] (rising edge-triggered flip-flop clocked by ate_clk)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: ate_clk
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[1]/CLK (SDFFARX2_HVT)                      0.03      0.00      0.15 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/this_addr_g_int_reg[1]/Q (SDFFARX2_HVT)                        0.03      0.11      0.27 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/wr_addr_gray[1] (net)                            2      2.94
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[1]/D (SDFFARX2_HVT)                                 0.03     -0.00      0.27 r
  data arrival time                                                                                                               0.27

  clock ate_clk (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23
  clock reconvergence pessimism                                                                                        -0.00      0.23
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/syncff_reg[1]/CLK (SDFFARX2_HVT)                               0.04      0.00      0.23 r
  clock uncertainty                                                                                                     0.02      0.25
  library hold time                                                                                                    -0.02      0.24
  data required time                                                                                                              0.24
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.24
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][30] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/A (NBUFFX32_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_30076_829/Y (NBUFFX32_HVT)                                                    0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_107 (net)                                                   40     80.41
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/A (NBUFFX8_HVT)                                                     0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_23668_827/Y (NBUFFX8_HVT)                                                     0.03      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_105 (net)                                                   25     33.18
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][30]/RSTB (SDFFARX1_HVT)                                         0.03      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[32][30]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SYS_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.23      0.23

  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0]/CLK (SDFFARX2_HVT)                           0.03      0.00      0.23 r
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/count_int_reg[0]/Q (SDFFARX2_HVT)                             0.03      0.12      0.34 f
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/wr_addr[0] (net)                                            3      4.03
  I_SDRAM_TOP/U294/A (NBUFFX4_HVT)                                                                            0.03     -0.00      0.34 f
  I_SDRAM_TOP/U294/Y (NBUFFX4_HVT)                                                                            0.04      0.05      0.39 f
  I_SDRAM_TOP/test_so6_gOb74 (net)                                                           3     18.32
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/A1[0] (SRAMLP2RW64x32)                                         0.04      0.00      0.39 f
  data arrival time                                                                                                               0.39

  clock SYS_CLK (rise edge)                                                                                             0.00      0.00
  clock network delay (propagated)                                                                                      0.28      0.28
  clock reconvergence pessimism                                                                                        -0.02      0.25
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                           0.04      0.00      0.25 r
  clock uncertainty                                                                                                     0.04      0.29
  library hold time                                                                                                     0.07      0.36
  data required time                                                                                                              0.36
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.36
  data arrival time                                                                                                              -0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][31] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][31]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][31]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/A (NBUFFX16_HVT)                                                    0.05      0.01      0.33 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_20697_790/Y (NBUFFX16_HVT)                                                    0.04      0.05      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_68 (net)                                                    40     63.69
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/A (NBUFFX8_HVT)                                                     0.04      0.00      0.38 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_16105_782/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.43 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_60 (net)                                                    32     41.83
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3]/RSTB (SDFFARX1_HVT)                                          0.04      0.00      0.43 r
  data arrival time                                                                                                               0.43

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[23][3]/CLK (SDFFARX1_HVT)                                           0.05      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.09      0.40
  data required time                                                                                                              0.40
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.40
  data arrival time                                                                                                              -0.43
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4] (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Mode: test
  Corner: ff_125c
  Scenario: test.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/CLK (SDFFARX1_HVT)                            0.03      0.00      0.11 r
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/count_int_reg[4]/Q (SDFFARX1_HVT)                              0.03      0.11      0.22 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/wr_addr[4] (net)                                             3      3.17
  I_SDRAM_TOP/HFSBUF_153_2395/A (NBUFFX4_HVT)                                                                 0.03     -0.00      0.22 f
  I_SDRAM_TOP/HFSBUF_153_2395/Y (NBUFFX4_HVT)                                                                 0.04      0.05      0.27 f
  I_SDRAM_TOP/HFSNET_93 (net)                                                                3     19.42
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/A1[4] (SRAMLP2RW64x32)                                          0.04      0.00      0.27 f
  data arrival time                                                                                                               0.27

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.15      0.15
  clock reconvergence pessimism                                                                                        -0.02      0.14
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1/CE1 (SRAMLP2RW64x32)                                            0.06      0.00      0.14 r
  clock uncertainty                                                                                                     0.04      0.18
  library hold time                                                                                                     0.07      0.24
  data required time                                                                                                              0.24
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.24
  data arrival time                                                                                                              -0.27
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][29] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][29]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][29]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03



  Startpoint: I_CLOCKING/sdram_rst_n_buf_reg (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][27] (removal check against rising-edge clock clocked by SDRAM_CLK)
  Mode: func
  Corner: ff_125c
  Scenario: func.ff_125c
  Path Group: SDRAM_CLK
  Path Type: min

  Point                                                                                   Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.11      0.11

  I_CLOCKING/sdram_rst_n_buf_reg/CLK (DFFARX1_RVT)                                                            0.03      0.00      0.11 r
  I_CLOCKING/sdram_rst_n_buf_reg/Q (DFFARX1_RVT)                                                              0.02      0.08      0.19 r
  I_CLOCKING/sdram_rst_n_buf (net)                                                           1      0.80
  I_CLOCKING/U6/A4 (AO22X1_RVT)                                                                               0.02      0.00      0.19 r
  I_CLOCKING/U6/Y (AO22X1_RVT)                                                                                0.02      0.03      0.22 r
  I_CLOCKING/sdram_rst_n (net)                                                               1      1.63
  I_SDRAM_TOP/HFSBUF_32226_849/A (NBUFFX8_HVT)                                                                0.02      0.00      0.22 r
  I_SDRAM_TOP/HFSBUF_32226_849/Y (NBUFFX8_HVT)                                                                0.04      0.04      0.27 r
  I_SDRAM_TOP/HFSNET_74 (net)                                                               30     38.51
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/A (NBUFFX8_HVT)                                                     0.04      0.01      0.27 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_31860_830/Y (NBUFFX8_HVT)                                                     0.04      0.05      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_108 (net)                                                   14     46.12
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/A (NBUFFX16_HVT)                                                     0.05      0.01      0.32 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_8524_780/Y (NBUFFX16_HVT)                                                     0.04      0.05      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_58 (net)                                                    40     57.33
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/A (NBUFFX8_HVT)                                                      0.04      0.00      0.37 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_6465_779/Y (NBUFFX8_HVT)                                                      0.04      0.04      0.42 r
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_57 (net)                                                    25     33.54
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][27]/RSTB (SDFFARX1_HVT)                                         0.04      0.00      0.42 r
  data arrival time                                                                                                               0.42

  clock SDRAM_CLK (rise edge)                                                                                           0.00      0.00
  clock network delay (propagated)                                                                                      0.27      0.27
  clock reconvergence pessimism                                                                                        -0.00      0.27
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg[33][27]/CLK (SDFFARX1_HVT)                                          0.03      0.00      0.27 r
  clock uncertainty                                                                                                     0.04      0.31
  library hold time                                                                                                     0.08      0.39
  data required time                                                                                                              0.39
  ---------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                              0.39
  data arrival time                                                                                                              -0.42
  ---------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                     0.03


1
