report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PositSqrt
Version: U-2022.12-SP7
Date   : Thu Jan 25 20:25:29 2024
****************************************

Operating Conditions: MLCOM   Library: tcbn45gsbwp12tml
Wire Load Model Mode: top

  Startpoint: sqrt_module/DP/r_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sqrt_f_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PositSqrt          ZeroWireload          tcbn45gsbwp12tml

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sqrt_module/DP/r_reg_reg[0]/CP (DFCNQD1BWP12T)          0.00       0.00 r
  sqrt_module/DP/r_reg_reg[0]/Q (DFCNQD1BWP12T)           0.04       0.04 f
  sqrt_module/DP/sub_1_root_sub_0_root_add_236_2/A[1] (DataPath_n30_DW01_sub_0)
                                                          0.00       0.04 f
  sqrt_module/DP/sub_1_root_sub_0_root_add_236_2/U2_1/CO (FA1D0BWP12T)
                                                          0.04       0.08 f
  sqrt_module/DP/sub_1_root_sub_0_root_add_236_2/U2_2/S (FA1D0BWP12T)
                                                          0.04       0.12 r
  sqrt_module/DP/sub_1_root_sub_0_root_add_236_2/DIFF[2] (DataPath_n30_DW01_sub_0)
                                                          0.00       0.12 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/B[2] (DataPath_n30_DW01_add_0_DW01_add_1)
                                                          0.00       0.12 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_2/CO (FA1D0BWP12T)
                                                          0.04       0.15 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_3/CO (FA1D0BWP12T)
                                                          0.02       0.18 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_4/CO (FA1D0BWP12T)
                                                          0.02       0.20 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_5/CO (FA1D0BWP12T)
                                                          0.02       0.22 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_6/CO (FA1D0BWP12T)
                                                          0.02       0.25 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_7/CO (FA1D0BWP12T)
                                                          0.02       0.27 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_8/CO (FA1D0BWP12T)
                                                          0.02       0.29 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_9/CO (FA1D0BWP12T)
                                                          0.02       0.31 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_10/CO (FA1D0BWP12T)
                                                          0.02       0.34 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_11/CO (FA1D0BWP12T)
                                                          0.02       0.36 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_12/CO (FA1D0BWP12T)
                                                          0.02       0.38 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_13/CO (FA1D0BWP12T)
                                                          0.02       0.41 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_14/CO (FA1D0BWP12T)
                                                          0.02       0.43 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_15/CO (FA1D0BWP12T)
                                                          0.02       0.45 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_16/CO (FA1D0BWP12T)
                                                          0.02       0.48 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_17/CO (FA1D0BWP12T)
                                                          0.02       0.50 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_18/CO (FA1D0BWP12T)
                                                          0.02       0.52 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_19/CO (FA1D0BWP12T)
                                                          0.02       0.55 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_20/CO (FA1D0BWP12T)
                                                          0.02       0.57 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_21/CO (FA1D0BWP12T)
                                                          0.02       0.59 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_22/CO (FA1D0BWP12T)
                                                          0.02       0.62 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_23/CO (FA1D0BWP12T)
                                                          0.02       0.64 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_24/CO (FA1D0BWP12T)
                                                          0.02       0.66 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_25/CO (FA1D0BWP12T)
                                                          0.02       0.69 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_26/CO (FA1D0BWP12T)
                                                          0.02       0.71 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_27/CO (FA1D0BWP12T)
                                                          0.02       0.73 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_28/CO (FA1D0BWP12T)
                                                          0.02       0.76 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U1_29/CO (FA1D0BWP12T)
                                                          0.02       0.78 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U4/ZN (INVD1BWP12T)
                                                          0.01       0.79 f
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/U3/ZN (XNR2D1BWP12T)
                                                          0.02       0.81 r
  sqrt_module/DP/add_0_root_sub_0_root_add_236_2/SUM[30] (DataPath_n30_DW01_add_0_DW01_add_1)
                                                          0.00       0.81 r
  sqrt_module/DP/U141/ZN (NR4D0BWP12T)                    0.01       0.82 f
  sqrt_module/DP/U42/ZN (ND4D1BWP12T)                     0.01       0.83 r
  sqrt_module/DP/U123/ZN (OAI221D1BWP12T)                 0.05       0.88 f
  sqrt_module/DP/U122/ZN (INVD1BWP12T)                    0.02       0.89 r
  sqrt_module/DP/U40/Z (CKBD1BWP12T)                      0.03       0.92 r
  sqrt_module/DP/U7/ZN (INVD1BWP12T)                      0.03       0.95 f
  sqrt_module/DP/U126/ZN (OAI22D1BWP12T)                  0.02       0.97 r
  sqrt_module/DP/root[1] (DataPath_n30)                   0.00       0.97 r
  sqrt_module/R[1] (Non_Restoring_SQRT_n30)               0.00       0.97 r
  sqrt_f_reg_reg[1]/D (DFCNQD1BWP12T)                     0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  sqrt_f_reg_reg[1]/CP (DFCNQD1BWP12T)                    0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01




