0.6
2018.3
Dec  7 2018
00:33:28
D:/shuzisheji/ALU_32bits/ALU_32bits.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv,1763545369,systemVerilog,,,,ALU_32bits_tb,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits.sv,1763538060,systemVerilog,,D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv,,ALU_32bits,,,,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/ALU_32bits_top.v,1763538060,verilog,,,,ALU_32bits_top,,,,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/alu.sv,1763818963,systemVerilog,,D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/fulladder.sv,,alu,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/decoder.sv,1763538060,systemVerilog,,D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/fulladder.sv,,decoder,,,,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/fulladder.sv,1763538907,systemVerilog,,D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/rca.sv,,fulladder,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/rca.sv,1763538981,systemVerilog,,D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv,,rca,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/58e2/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/70cf/hdl;../../../../ALU_32bits.srcs/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0/ipshared/ec67/hdl;D:/Vivado/2018.3/data/xilinx_vip/include,,,,,
D:/shuzisheji/ALU_32bits/ALU_32bits.srcs/sources_1/new/seg_made.sv,1763538060,systemVerilog,,,,seg_made,,,,,,,,
