Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/tb_isim_beh.exe -prj Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/seq_add.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/seq-mul.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/uart_fifo.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/uart.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/seq_rf.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/seq_alu.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/uart_top.v" into library work
WARNING:HDLCompiler:327 - "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/uart_top.v" Line 106: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/seq.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/tb/model_uart.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/nexys3.v" into library work
Analyzing Verilog file "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/tb/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/tb/tb.v" Line 62: Port btnSend is not connected to this instance
WARNING:HDLCompiler:327 - "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/uart_top.v" Line 106: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/../1/src/rtl/nexys3.v" Line 172: Size mismatch in connection of port <i_inst_register>. Formal port size is 1-bit while actual signal size is 2-bit.
Completed static elaboration
Compiling module model_uart(baud=1000000,name="UA...
Compiling module seq_rf_default
Compiling module seq_add_default
Compiling module seq_mul_default
Compiling module seq_alu_default
Compiling module seq_default
Compiling module uart_fifo
Compiling module uart
Compiling module uart_top_default
Compiling module nexys3_default
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable Y:/BackUp/UCLA/152A-ee/M152A-2020Winter/Lab2/tb_isim_beh.exe
Fuse Memory Usage: 29960 KB
Fuse CPU Usage: 483 ms
