Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 16 21:38:16 2023
| Host         : DESKTOP-3416LM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.895        0.000                      0                81874        0.036        0.000                      0                81874       11.370        0.000                       0                 27395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.895        0.000                      0                67261        0.036        0.000                      0                67261       11.370        0.000                       0                 27395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.876        0.000                      0                14613        0.822        0.000                      0                14613  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.794ns  (logic 3.579ns (18.081%)  route 16.215ns (81.919%))
  Logic Levels:           19  (CARRY4=2 LUT3=6 LUT4=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 27.329 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          1.134     7.747    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ready
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.105     7.852 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_1__0/O
                         net (fo=185, routed)         0.682     8.534    system_i/encoder_top_0/inst/GetNextSample_u0/regular_valid
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.105     8.639 r  system_i/encoder_top_0/inst/GetNextSample_u0/SIGN_ff1_i_57/O
                         net (fo=1, routed)           0.000     8.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/q_ff1[1]_i_26[1]
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.083 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/SIGN_ff1_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.083    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/SIGN_ff1_reg_i_33_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.340 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/SIGN_ff1_reg_i_11/O[1]
                         net (fo=5, routed)           0.538     9.878    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_14_0[1]
    SLICE_X57Y85         LUT3 (Prop_lut3_I2_O)        0.264    10.142 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_32/O
                         net (fo=2, routed)           1.018    11.160    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_32_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.267    11.427 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_14/O
                         net (fo=1, routed)           0.463    11.890    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_14_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.105    11.995 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_6/O
                         net (fo=6, routed)           0.591    12.586    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_18_1
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.691 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_2/O
                         net (fo=31, routed)          0.692    13.383    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_2_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I0_O)        0.105    13.488 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[8]_i_3/O
                         net (fo=9, routed)           0.619    14.107    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[8]_i_3_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.105    14.212 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[2]_i_2/O
                         net (fo=666, routed)         3.045    17.257    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[2]_i_2_n_0
    SLICE_X29Y147        LUT6 (Prop_lut6_I4_O)        0.105    17.362 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_60/O
                         net (fo=1, routed)           0.000    17.362    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_60_n_0
    SLICE_X29Y147        MUXF7 (Prop_muxf7_I1_O)      0.182    17.544 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]_i_35/O
                         net (fo=1, routed)           1.123    18.667    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]_i_35_n_0
    SLICE_X30Y135        LUT3 (Prop_lut3_I1_O)        0.262    18.929 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_15/O
                         net (fo=1, routed)           1.826    20.755    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_15_n_0
    SLICE_X94Y135        LUT6 (Prop_lut6_I0_O)        0.264    21.019 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_5/O
                         net (fo=1, routed)           1.199    22.218    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_5_n_0
    SLICE_X94Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.323 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[3]_i_1/O
                         net (fo=1, routed)           0.000    22.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c[3]
    SLICE_X94Y92         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.346    27.329    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X94Y92         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]/C
                         clock pessimism              0.192    27.521    
                         clock uncertainty           -0.377    27.144    
    SLICE_X94Y92         FDCE (Setup_fdce_C_D)        0.074    27.218    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[3]
  -------------------------------------------------------------------
                         required time                         27.218    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.491ns  (logic 4.855ns (24.909%)  route 14.636ns (75.091%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 27.274 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.504    20.941    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X87Y63         LUT4 (Prop_lut4_I1_O)        0.105    21.046 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[30]_i_2/O
                         net (fo=3, routed)           0.468    21.514    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[30]_i_2_n_0
    SLICE_X87Y62         LUT5 (Prop_lut5_I4_O)        0.126    21.640 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[30]_i_1/O
                         net (fo=1, routed)           0.380    22.020    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[30]_i_1_n_0
    SLICE_X88Y62         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.291    27.274    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X88Y62         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[30]/C
                         clock pessimism              0.226    27.500    
                         clock uncertainty           -0.377    27.123    
    SLICE_X88Y62         FDCE (Setup_fdce_C_D)       -0.194    26.929    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[30]
  -------------------------------------------------------------------
                         required time                         26.929    
                         arrival time                         -22.020    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.649ns  (logic 5.032ns (25.610%)  route 14.617ns (74.390%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 27.273 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.774    21.212    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y63         LUT5 (Prop_lut5_I1_O)        0.124    21.336 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2/O
                         net (fo=3, routed)           0.558    21.894    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2_n_0
    SLICE_X89Y63         LUT5 (Prop_lut5_I4_O)        0.284    22.178 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_1/O
                         net (fo=1, routed)           0.000    22.178    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_1_n_0
    SLICE_X89Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.290    27.273    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X89Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[28]/C
                         clock pessimism              0.226    27.499    
                         clock uncertainty           -0.377    27.122    
    SLICE_X89Y63         FDCE (Setup_fdce_C_D)        0.045    27.167    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[28]
  -------------------------------------------------------------------
                         required time                         27.167    
                         arrival time                         -22.178    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 5.020ns (25.724%)  route 14.495ns (74.276%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 27.273 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.743    21.181    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y62         LUT4 (Prop_lut4_I2_O)        0.128    21.309 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[26]_i_2/O
                         net (fo=1, routed)           0.468    21.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[26]_i_2_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I4_O)        0.268    22.044 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[26]_i_1/O
                         net (fo=1, routed)           0.000    22.044    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[26]_i_1_n_0
    SLICE_X87Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.290    27.273    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X87Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/C
                         clock pessimism              0.226    27.499    
                         clock uncertainty           -0.377    27.122    
    SLICE_X87Y63         FDCE (Setup_fdce_C_D)        0.030    27.152    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]
  -------------------------------------------------------------------
                         required time                         27.152    
                         arrival time                         -22.044    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.544ns  (logic 5.022ns (25.696%)  route 14.522ns (74.304%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 27.324 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.774    21.212    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y63         LUT5 (Prop_lut5_I1_O)        0.124    21.336 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2/O
                         net (fo=3, routed)           0.463    21.799    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I2_O)        0.274    22.073 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[12]_i_1/O
                         net (fo=1, routed)           0.000    22.073    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[12]_i_1_n_0
    SLICE_X90Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.341    27.324    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X90Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[12]/C
                         clock pessimism              0.192    27.516    
                         clock uncertainty           -0.377    27.139    
    SLICE_X90Y63         FDCE (Setup_fdce_C_D)        0.072    27.211    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[12]
  -------------------------------------------------------------------
                         required time                         27.211    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.540ns  (logic 5.022ns (25.702%)  route 14.518ns (74.298%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 27.324 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.774    21.212    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y63         LUT5 (Prop_lut5_I1_O)        0.124    21.336 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2/O
                         net (fo=3, routed)           0.459    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[28]_i_2_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I3_O)        0.274    22.069 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[20]_i_1/O
                         net (fo=1, routed)           0.000    22.069    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[20]_i_1_n_0
    SLICE_X90Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.341    27.324    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X90Y63         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[20]/C
                         clock pessimism              0.192    27.516    
                         clock uncertainty           -0.377    27.139    
    SLICE_X90Y63         FDCE (Setup_fdce_C_D)        0.076    27.215    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[20]
  -------------------------------------------------------------------
                         required time                         27.215    
                         arrival time                         -22.069    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.329ns  (logic 5.025ns (25.998%)  route 14.304ns (74.003%))
  Logic Levels:           23  (CARRY4=3 LUT3=6 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 27.274 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.668    21.105    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y63         LUT3 (Prop_lut3_I1_O)        0.126    21.231 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[18]_i_3/O
                         net (fo=2, routed)           0.352    21.583    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[18]_i_3_n_0
    SLICE_X88Y62         LUT6 (Prop_lut6_I1_O)        0.275    21.858 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[10]_i_1/O
                         net (fo=1, routed)           0.000    21.858    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[10]_i_1_n_0
    SLICE_X88Y62         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.291    27.274    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X88Y62         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[10]/C
                         clock pessimism              0.226    27.500    
                         clock uncertainty           -0.377    27.123    
    SLICE_X88Y62         FDCE (Setup_fdce_C_D)        0.030    27.153    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[10]
  -------------------------------------------------------------------
                         required time                         27.153    
                         arrival time                         -21.858    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.384ns  (logic 3.640ns (18.778%)  route 15.744ns (81.222%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=5 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 27.328 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          1.134     7.747    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ready
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.105     7.852 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_1__0/O
                         net (fo=185, routed)         0.666     8.518    system_i/encoder_top_0/inst/GetNextSample_u0/regular_valid
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.105     8.623 r  system_i/encoder_top_0/inst/GetNextSample_u0/SIGN_ff1_i_31/O
                         net (fo=1, routed)           0.000     8.623    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/q_ff1[1]_i_23[1]
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.104 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/SIGN_ff1_reg_i_10/O[2]
                         net (fo=6, routed)           0.985    10.089    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_reg_4[2]
    SLICE_X58Y86         LUT5 (Prop_lut5_I0_O)        0.253    10.342 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_i_4/O
                         net (fo=10, routed)          0.490    10.832    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_reg_i_8
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.105    10.937 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_i_3/O
                         net (fo=17, routed)          0.670    11.608    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_reg_i_2
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.105    11.713 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_11/O
                         net (fo=2, routed)           0.831    12.544    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[1]_i_11_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.649 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/SIGN_ff1_i_12/O
                         net (fo=10, routed)          0.640    13.289    system_i/encoder_top_0/jpegls_encoder_uo/RegularModeProcessing_u0/temp_q[2]
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.105    13.394 r  system_i/encoder_top_0/q_ff1[3]_i_15/O
                         net (fo=1, routed)           0.000    13.394    system_i/encoder_top_0/q_ff1[3]_i_15_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.689 r  system_i/encoder_top_0/q_ff1_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.363    14.052    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q00_in[3]
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.257    14.309 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q_ff1[3]_i_1/O
                         net (fo=823, routed)         3.440    17.749    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/q[3]
    SLICE_X107Y147       LUT6 (Prop_lut6_I2_O)        0.105    17.854 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_74/O
                         net (fo=1, routed)           0.000    17.854    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_74_n_0
    SLICE_X107Y147       MUXF7 (Prop_muxf7_I1_O)      0.182    18.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]_i_42/O
                         net (fo=1, routed)           1.107    19.143    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]_i_42_n_0
    SLICE_X99Y139        LUT3 (Prop_lut3_I2_O)        0.266    19.409 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_18/O
                         net (fo=1, routed)           1.018    20.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_18_n_0
    SLICE_X90Y126        LUT6 (Prop_lut6_I5_O)        0.267    20.694 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_5/O
                         net (fo=1, routed)           1.115    21.808    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_5_n_0
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.105    21.913 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read[2]_i_1/O
                         net (fo=1, routed)           0.000    21.913    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c[2]
    SLICE_X90Y93         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.345    27.328    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X90Y93         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]/C
                         clock pessimism              0.192    27.520    
                         clock uncertainty           -0.377    27.143    
    SLICE_X90Y93         FDCE (Setup_fdce_C_D)        0.074    27.217    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/Cq_read_reg[2]
  -------------------------------------------------------------------
                         required time                         27.217    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 5.025ns (25.940%)  route 14.347ns (74.060%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 27.323 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.508    20.946    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y65         LUT5 (Prop_lut5_I3_O)        0.126    21.072 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[29]_i_2/O
                         net (fo=3, routed)           0.554    21.626    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[29]_i_2_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I5_O)        0.275    21.901 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[13]_i_1/O
                         net (fo=1, routed)           0.000    21.901    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[13]_i_1_n_0
    SLICE_X90Y64         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.340    27.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X90Y64         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[13]/C
                         clock pessimism              0.192    27.515    
                         clock uncertainty           -0.377    27.138    
    SLICE_X90Y64         FDCE (Setup_fdce_C_D)        0.072    27.210    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[13]
  -------------------------------------------------------------------
                         required time                         27.210    
                         arrival time                         -21.901    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 5.025ns (25.947%)  route 14.341ns (74.053%))
  Logic Levels:           23  (CARRY4=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 27.323 - 25.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.450     2.529    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X87Y59         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.379     2.908 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[2]/Q
                         net (fo=33, routed)          0.616     3.524    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[2]
    SLICE_X82Y60         LUT3 (Prop_lut3_I0_O)        0.105     3.629 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.248     3.877    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X84Y60         LUT6 (Prop_lut6_I4_O)        0.105     3.982 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=112, routed)         1.143     5.125    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X99Y50         LUT4 (Prop_lut4_I0_O)        0.105     5.230 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=110, routed)         1.278     6.508    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.105     6.613 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/stream_valid_i_2/O
                         net (fo=16, routed)          0.913     7.526    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.105     7.631 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][1]_i_2/O
                         net (fo=187, routed)         1.145     8.776    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[1][1]_0
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.125     8.901 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6/O
                         net (fo=20, routed)          0.535     9.437    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N[0][6]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.275     9.712 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5/O
                         net (fo=1, routed)           0.360    10.071    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/i__carry_i_1__5_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    10.389 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.389    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.579 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/k1_inferred__5/i__carry__0/CO[2]
                         net (fo=2, routed)           0.936    11.515    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13_3[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.261    11.776 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6/O
                         net (fo=2, routed)           0.355    12.132    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_6_n_0
    SLICE_X64Y69         LUT3 (Prop_lut3_I0_O)        0.108    12.240 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_13/O
                         net (fo=35, routed)          0.958    13.197    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/k1_inferred__3/i__carry__0
    SLICE_X66Y65         LUT4 (Prop_lut4_I1_O)        0.287    13.484 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10/O
                         net (fo=3, routed)           0.386    13.870    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_10_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.264    14.134 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[2]_i_2/O
                         net (fo=12, routed)          0.510    14.645    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_3
    SLICE_X67Y67         LUT5 (Prop_lut5_I0_O)        0.108    14.753 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_6/O
                         net (fo=11, routed)          1.092    15.845    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/Ix_reg[6]_2
    SLICE_X82Y65         LUT5 (Prop_lut5_I2_O)        0.275    16.120 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7/O
                         net (fo=1, routed)           0.361    16.481    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_7_n_0
    SLICE_X82Y65         LUT5 (Prop_lut5_I0_O)        0.125    16.606 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=34, routed)          0.898    17.503    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[1]_i_8_0
    SLICE_X87Y65         LUT3 (Prop_lut3_I2_O)        0.278    17.781 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12/O
                         net (fo=2, routed)           0.506    18.288    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_12_n_0
    SLICE_X85Y66         LUT5 (Prop_lut5_I3_O)        0.267    18.555 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4/O
                         net (fo=1, routed)           0.000    18.555    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0_i_4_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    19.036 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.603    19.639    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r__18[6]
    SLICE_X84Y66         LUT6 (Prop_lut6_I0_O)        0.253    19.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.441    20.333    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X84Y65         LUT3 (Prop_lut3_I0_O)        0.105    20.438 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=13, routed)          0.508    20.946    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval_n_7
    SLICE_X88Y65         LUT5 (Prop_lut5_I3_O)        0.126    21.072 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[29]_i_2/O
                         net (fo=3, routed)           0.549    21.620    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[29]_i_2_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I5_O)        0.275    21.895 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[21]_i_1/O
                         net (fo=1, routed)           0.000    21.895    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1[21]_i_1_n_0
    SLICE_X90Y64         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.340    27.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X90Y64         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[21]/C
                         clock pessimism              0.192    27.515    
                         clock uncertainty           -0.377    27.138    
    SLICE_X90Y64         FDCE (Setup_fdce_C_D)        0.074    27.212    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[21]
  -------------------------------------------------------------------
                         required time                         27.212    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.586     0.922    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.055     1.118    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X26Y33         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.852     1.218    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X26Y33         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X26Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.583     0.919    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y24         FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.055     1.115    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X14Y24         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.849     1.215    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X14Y24         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.283     0.932    
    SLICE_X14Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.557     0.893    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X43Y52         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/Q
                         net (fo=1, routed)           0.055     1.089    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X42Y52         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.825     1.191    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y52         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X42Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.563     0.899    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X27Y72         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1079]/Q
                         net (fo=1, routed)           0.055     1.095    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X26Y72         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.830     1.196    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X26Y72         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X26Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.590     0.926    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y42         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][0]/Q
                         net (fo=1, routed)           0.055     1.122    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X26Y42         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.858     1.224    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X26Y42         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X26Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.551     0.887    system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X39Y66         FDRE                                         r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.055     1.083    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X38Y66         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.817     1.183    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X38Y66         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.283     0.900    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.047    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.584%)  route 0.213ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.562     0.898    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X48Y49         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1063]/Q
                         net (fo=2, routed)           0.213     1.238    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[5]
    SLICE_X49Y50         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.825     1.191    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X49Y50         FDRE                                         r  system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1063]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.012     1.173    system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.401%)  route 0.201ns (57.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.552     0.888    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y53         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[96]/Q
                         net (fo=1, routed)           0.201     1.237    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[95]
    SLICE_X47Y56         FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.824     1.190    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X47Y56         FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.013     1.168    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.557     0.893    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=117, routed)         0.186     1.219    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD3
    SLICE_X42Y51         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.825     1.191    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X42Y51         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.160%)  route 0.186ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.557     0.893    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y50         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=117, routed)         0.186     1.219    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD3
    SLICE_X42Y51         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.825     1.191    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X42Y51         RAMD32                                       r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X42Y51         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.149    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X3Y13    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X3Y13    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X3Y24    system_i/encoder_top_0/inst/DataRamIn_u0/ram_in32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X3Y24    system_i/encoder_top_0/inst/DataRamIn_u0/ram_in32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y18    system_i/encoder_top_0/inst/DataRamOut_u0/ram_out32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y18    system_i/encoder_top_0/inst/DataRamOut_u0/ram_out32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X4Y8     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X4Y8     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X54Y68    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y59    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X14Y29    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y30    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X18Y30    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.876ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.484ns (5.032%)  route 9.134ns (94.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 27.551 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.188    12.077    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y140       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.569    27.551    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y140       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][0]/C
                         clock pessimism              0.109    27.660    
                         clock uncertainty           -0.377    27.283    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.331    26.952    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][0]
  -------------------------------------------------------------------
                         required time                         26.952    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 14.876    

Slack (MET) :             14.876ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.484ns (5.032%)  route 9.134ns (94.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 27.551 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.188    12.077    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y140       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.569    27.551    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y140       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][7]/C
                         clock pessimism              0.109    27.660    
                         clock uncertainty           -0.377    27.283    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.331    26.952    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[59][7]
  -------------------------------------------------------------------
                         required time                         26.952    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 14.876    

Slack (MET) :             14.924ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[87][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 0.484ns (5.061%)  route 9.079ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 27.545 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.134    12.022    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y132       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[87][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.563    27.545    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y132       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[87][1]/C
                         clock pessimism              0.109    27.654    
                         clock uncertainty           -0.377    27.277    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.331    26.946    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[87][1]
  -------------------------------------------------------------------
                         required time                         26.946    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                 14.924    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.484ns (5.032%)  route 9.134ns (94.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 27.551 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.188    12.077    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X112Y140       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.569    27.551    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X112Y140       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[4][3]/C
                         clock pessimism              0.109    27.660    
                         clock uncertainty           -0.377    27.283    
    SLICE_X112Y140       FDCE (Recov_fdce_C_CLR)     -0.258    27.025    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[4][3]
  -------------------------------------------------------------------
                         required time                         27.025    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[33][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.484ns (5.081%)  route 9.042ns (94.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 27.552 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.096    11.985    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y144       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[33][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.570    27.552    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y144       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[33][7]/C
                         clock pessimism              0.109    27.661    
                         clock uncertainty           -0.377    27.284    
    SLICE_X113Y144       FDCE (Recov_fdce_C_CLR)     -0.331    26.953    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[33][7]
  -------------------------------------------------------------------
                         required time                         26.953    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[85][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 0.484ns (5.061%)  route 9.079ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 27.545 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.134    12.022    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X112Y132       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[85][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.563    27.545    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X112Y132       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[85][1]/C
                         clock pessimism              0.109    27.654    
                         clock uncertainty           -0.377    27.277    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.258    27.019    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[85][1]
  -------------------------------------------------------------------
                         required time                         27.019    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.484ns (5.081%)  route 9.042ns (94.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 27.552 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.096    11.985    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X112Y144       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.570    27.552    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X112Y144       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][0]/C
                         clock pessimism              0.109    27.661    
                         clock uncertainty           -0.377    27.284    
    SLICE_X112Y144       FDCE (Recov_fdce_C_CLR)     -0.258    27.026    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][0]
  -------------------------------------------------------------------
                         required time                         27.026    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 0.484ns (5.081%)  route 9.042ns (94.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 27.552 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.096    11.985    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X112Y144       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.570    27.552    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X112Y144       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][1]/C
                         clock pessimism              0.109    27.661    
                         clock uncertainty           -0.377    27.284    
    SLICE_X112Y144       FDCE (Recov_fdce_C_CLR)     -0.258    27.026    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_c_reg[2][1]
  -------------------------------------------------------------------
                         required time                         27.026    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.484ns (5.126%)  route 8.958ns (94.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 27.546 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.013    11.901    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y134       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.564    27.546    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y134       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][0]/C
                         clock pessimism              0.109    27.655    
                         clock uncertainty           -0.377    27.278    
    SLICE_X113Y134       FDCE (Recov_fdce_C_CLR)     -0.331    26.947    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][0]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                 15.046    

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.484ns (5.126%)  route 8.958ns (94.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 27.546 - 25.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.380     2.459    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.379     2.838 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.946     3.784    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.889 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       8.013    11.901    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X113Y134       FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       1.564    27.546    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X113Y134       FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][6]/C
                         clock pessimism              0.109    27.655    
                         clock uncertainty           -0.377    27.278    
    SLICE_X113Y134       FDCE (Recov_fdce_C_CLR)     -0.331    26.947    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[45][6]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                 15.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/control_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X36Y79         FDCE                                         f  system_i/apb_reg_0/inst/control_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X36Y79         FDCE                                         r  system_i/apb_reg_0/inst/control_reg_reg[25]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/control_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/control_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X36Y79         FDCE                                         f  system_i/apb_reg_0/inst/control_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X36Y79         FDCE                                         r  system_i/apb_reg_0/inst/control_reg_reg[26]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/control_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/control_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X36Y79         FDCE                                         f  system_i/apb_reg_0/inst/control_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X36Y79         FDCE                                         r  system_i/apb_reg_0/inst/control_reg_reg[28]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/control_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/control_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X36Y79         FDCE                                         f  system_i/apb_reg_0/inst/control_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X36Y79         FDCE                                         r  system_i/apb_reg_0/inst/control_reg_reg[29]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/control_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/s_apb_prdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X37Y79         FDCE                                         f  system_i/apb_reg_0/inst/s_apb_prdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X37Y79         FDCE                                         r  system_i/apb_reg_0/inst/s_apb_prdata_reg[0]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X37Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    system_i/apb_reg_0/inst/s_apb_prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/s_apb_prdata_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X37Y79         FDCE                                         f  system_i/apb_reg_0/inst/s_apb_prdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X37Y79         FDCE                                         r  system_i/apb_reg_0/inst/s_apb_prdata_reg[25]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X37Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    system_i/apb_reg_0/inst/s_apb_prdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/s_apb_prdata_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.134     1.670    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X37Y79         FDCE                                         f  system_i/apb_reg_0/inst/s_apb_prdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X37Y79         FDCE                                         r  system_i/apb_reg_0/inst/s_apb_prdata_reg[26]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X37Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    system_i/apb_reg_0/inst/s_apb_prdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/s_apb_prdata_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.863%)  route 0.706ns (79.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.241     1.777    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X34Y78         FDCE                                         f  system_i/apb_reg_0/inst/s_apb_prdata_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X34Y78         FDCE                                         r  system_i/apb_reg_0/inst/s_apb_prdata_reg[22]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/s_apb_prdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/apb_reg_0/inst/s_apb_prdata_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.863%)  route 0.706ns (79.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.464     1.491    system_i/apb_reg_0/inst/rstn
    SLICE_X37Y79         LUT1 (Prop_lut1_I0_O)        0.045     1.536 f  system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3/O
                         net (fo=64, routed)          0.241     1.777    system_i/apb_reg_0/inst/s_apb_prdata[31]_i_3_n_0
    SLICE_X34Y78         FDCE                                         f  system_i/apb_reg_0/inst/s_apb_prdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.813     1.179    system_i/apb_reg_0/inst/clk
    SLICE_X34Y78         FDCE                                         r  system_i/apb_reg_0/inst/s_apb_prdata_reg[27]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    system_i/apb_reg_0/inst/s_apb_prdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[285][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.186ns (14.278%)  route 1.117ns (85.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.550     0.886    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X43Y82         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.419     1.445    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/rstn
    SLICE_X37Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.490 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/s_axis_tready_i_2/O
                         net (fo=14549, routed)       0.698     2.188    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X34Y101        FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[285][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27397, routed)       0.912     1.278    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/clk
    SLICE_X34Y101        FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[285][2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/ram_b_reg[285][2]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.012    





