#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  2 11:39:19 2023
# Process ID: 1939068
# Current directory: /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1
# Command line: vivado -log Zed_v1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Zed_v1_wrapper.tcl -notrace
# Log file: /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper.vdi
# Journal file: /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/vivado.jou
# Running On: skltmw05-Precision-3660, OS: Linux, CPU Frequency: 2164.797 MHz, CPU Physical cores: 12, Host memory: 33344 MB
#-----------------------------------------------------------
source Zed_v1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skltmw05/workspace/vivado/SKL_user_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/skltmw05/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top Zed_v1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_PL_IO_TriggerCtrl_v1_0_0/Zed_v1_PL_IO_TriggerCtrl_v1_0_0.dcp' for cell 'Zed_v1_i/PL_IO_TriggerCtrl_v1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/Zed_v1_PL_SPI_ADC_MasterStr_0_0.dcp' for cell 'Zed_v1_i/PL_SPI_ADC_MasterStr_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0.dcp' for cell 'Zed_v1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/Zed_v1_axi_gpio_0_0.dcp' for cell 'Zed_v1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.dcp' for cell 'Zed_v1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/Zed_v1_processing_system7_0_0.dcp' for cell 'Zed_v1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/Zed_v1_rst_ps7_0_100M_0.dcp' for cell 'Zed_v1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/Zed_v1_rst_ps7_0_100M_1.dcp' for cell 'Zed_v1_i/rst_ps7_0_150M'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_system_ila_0_0/Zed_v1_system_ila_0_0.dcp' for cell 'Zed_v1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_pc_1/Zed_v1_auto_pc_1.dcp' for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_rs_0/Zed_v1_auto_rs_0.dcp' for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_us_0/Zed_v1_auto_us_0.dcp' for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/Zed_v1_s00_data_fifo_0.dcp' for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_regslice_0/Zed_v1_s00_regslice_0.dcp' for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_xbar_0/Zed_v1_xbar_0.dcp' for cell 'Zed_v1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_pc_0/Zed_v1_auto_pc_0.dcp' for cell 'Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2208.348 ; gain = 0.000 ; free physical = 3804 ; free virtual = 11002
INFO: [Netlist 29-17] Analyzing 947 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Zed_v1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Zed_v1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: Zed_v1_i/system_ila_0/inst/ila_lib UUID: ec6c5589-70e4-5cc9-b159-020ef953c025 
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0.xdc] for cell 'Zed_v1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0.xdc] for cell 'Zed_v1_i/axi_dma_0/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zed_v1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Zed_v1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zed_v1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Zed_v1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/Zed_v1_axi_gpio_0_0_board.xdc] for cell 'Zed_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/Zed_v1_axi_gpio_0_0_board.xdc] for cell 'Zed_v1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/Zed_v1_axi_gpio_0_0.xdc] for cell 'Zed_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_gpio_0_0/Zed_v1_axi_gpio_0_0.xdc] for cell 'Zed_v1_i/axi_gpio_0/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0_board.xdc] for cell 'Zed_v1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0_board.xdc] for cell 'Zed_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.xdc] for cell 'Zed_v1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.xdc] for cell 'Zed_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/Zed_v1_processing_system7_0_0.xdc] for cell 'Zed_v1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/Zed_v1_processing_system7_0_0.xdc] for cell 'Zed_v1_i/processing_system7_0/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/Zed_v1_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_v1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/Zed_v1_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_v1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/Zed_v1_rst_ps7_0_100M_0.xdc] for cell 'Zed_v1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_0/Zed_v1_rst_ps7_0_100M_0.xdc] for cell 'Zed_v1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/Zed_v1_rst_ps7_0_100M_1_board.xdc] for cell 'Zed_v1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/Zed_v1_rst_ps7_0_100M_1_board.xdc] for cell 'Zed_v1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/Zed_v1_rst_ps7_0_100M_1.xdc] for cell 'Zed_v1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_rst_ps7_0_100M_1/Zed_v1_rst_ps7_0_100M_1.xdc] for cell 'Zed_v1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[4]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[3]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[2]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[1]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[0]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[4]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[3]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[2]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[1]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_GPIO_0[0]'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Over_GPIO_0'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Over_GPIO_0'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_1'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_2'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI_3'. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.srcs/constrs_1/new/ZED.xdc]
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0_clocks.xdc] for cell 'Zed_v1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_axi_dma_0_0/Zed_v1_axi_dma_0_0_clocks.xdc] for cell 'Zed_v1_i/axi_dma_0/U0'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_regslice_0/Zed_v1_s00_regslice_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_regslice_0/Zed_v1_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_regslice_0/Zed_v1_s00_regslice_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/Zed_v1_s00_data_fifo_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/Zed_v1_s00_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/Zed_v1_s00_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/Zed_v1_s00_data_fifo_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_us_0/Zed_v1_auto_us_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_us_0/Zed_v1_auto_us_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_rs_0/Zed_v1_auto_rs_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_rs_0/Zed_v1_auto_rs_0_clocks.xdc:10]
Finished Parsing XDC File [/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_auto_rs_0/Zed_v1_auto_rs_0_clocks.xdc] for cell 'Zed_v1_i/axi_mem_intercon/s00_couplers/auto_rs/inst'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 7 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.613 ; gain = 0.000 ; free physical = 3286 ; free virtual = 10485
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 411 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 360 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

31 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.613 ; gain = 1361.203 ; free physical = 3286 ; free virtual = 10485
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3159.613 ; gain = 0.000 ; free physical = 3272 ; free virtual = 10471

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 8b35162407e91796.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3217.062 ; gain = 0.000 ; free physical = 3017 ; free virtual = 10220
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2165b297d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3017 ; free virtual = 10220

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_v1_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[10]_i_2 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr[16]_i_4, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance Zed_v1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 297c453c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3026 ; free virtual = 10228
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Retarget, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
Phase 3 Constant propagation | Checksum: 2a3a9c79c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3026 ; free virtual = 10228
INFO: [Opt 31-389] Phase Constant propagation created 135 cells and removed 415 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2b851a905

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3025 ; free virtual = 10227
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 518 cells
INFO: [Opt 31-1021] In phase Sweep, 1032 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2b851a905

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3024 ; free virtual = 10226
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2b851a905

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3217.062 ; gain = 57.449 ; free physical = 3024 ; free virtual = 10226
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 7 Remap
Phase 7 Remap | Checksum: 20aa1dba0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3531.031 ; gain = 371.418 ; free physical = 2696 ; free virtual = 9898
INFO: [Opt 31-389] Phase Remap created 69 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Remap, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c4ef9303

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3531.031 ; gain = 371.418 ; free physical = 2696 ; free virtual = 9898
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |             120  |                                             92  |
|  Constant propagation         |             135  |             415  |                                             76  |
|  Sweep                        |               0  |             518  |                                           1032  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              69  |              75  |                                            127  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.031 ; gain = 0.000 ; free physical = 2698 ; free virtual = 9899
Ending Logic Optimization Task | Checksum: 1c81a01b7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3531.031 ; gain = 371.418 ; free physical = 2698 ; free virtual = 9899

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.031 ; gain = 0.000 ; free physical = 2698 ; free virtual = 9899
Ending Netlist Obfuscation Task | Checksum: 1c81a01b7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.031 ; gain = 0.000 ; free physical = 2698 ; free virtual = 9899
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3531.031 ; gain = 371.418 ; free physical = 2698 ; free virtual = 9899
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3601.836 ; gain = 48.926 ; free physical = 2681 ; free virtual = 9887
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zed_v1_wrapper_drc_opted.rpt -pb Zed_v1_wrapper_drc_opted.pb -rpx Zed_v1_wrapper_drc_opted.rpx
Command: report_drc -file Zed_v1_wrapper_drc_opted.rpt -pb Zed_v1_wrapper_drc_opted.pb -rpx Zed_v1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power optimizations | Checksum: 1c81a01b7
INFO: [Pwropt 34-50] Optimizing power for module Zed_v1_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3878.359 ; gain = 0.000 ; free physical = 2418 ; free virtual = 9627
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] does not fanout to any other flop but itself
Found 4182 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4209.219 ; gain = 330.859 ; free physical = 2309 ; free virtual = 9517
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2246 ; free virtual = 9454
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 21 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2209 ; free virtual = 9417
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4209.219 ; gain = 330.859 ; free physical = 2206 ; free virtual = 9414

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2555 ; free virtual = 9763


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Zed_v1_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 60 accepted clusters 60
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 772 accepted clusters 772

Number of Slice Registers augmented: 446 newly gated: 841 Total: 9312
Number of SRLs augmented: 2  newly gated: 0 Total: 1031
Number of BRAM Ports augmented: 58 newly gated: 2 Total Ports: 48
Number of Flops added for Enable Generation: 0

Flops dropped: 153/1689 RAMS dropped: 0/60 Clusters dropped: 72/832 Enables dropped: 21
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1aa5627b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2465 ; free virtual = 9673
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1aa5627b4
Power optimization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4209.219 ; gain = 520.637 ; free physical = 2558 ; free virtual = 9765
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 59559208 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_279 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_278, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_281 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_280, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_283 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_ENBWREN_cooolgate_en_gate_282, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_292 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_291, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_294 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_293, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_296 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_ENBWREN_cooolgate_en_gate_295, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_305 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_304, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_307 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_306, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_309 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_ENBWREN_cooolgate_en_gate_308, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_327 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_326, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_329 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_328, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_334 into driver instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEAREGCE_cooolgate_en_gate_333, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]_CE_cooolgate_en_gate_1264 into driver instance Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[2]_i_2__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]_CE_cooolgate_en_gate_1269 into driver instance Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_3__0, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_25 into driver instance Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_24, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_38 into driver instance Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_37, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_51 into driver instance Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_50, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_64 into driver instance Zed_v1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_63, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 43 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f75b8266

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2622 ; free virtual = 9830
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1f75b8266

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2622 ; free virtual = 9830
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1ae8e70a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2623 ; free virtual = 9831
INFO: [Opt 31-389] Phase Remap created 148 cells and removed 387 cells
INFO: [Opt 31-1021] In phase Remap, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1d29c48fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2623 ; free virtual = 9831
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |              12  |              33  |                                             76  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |             148  |             387  |                                            127  |
|  Post Processing Netlist  |               0  |               0  |                                             90  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2726db357

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2623 ; free virtual = 9831

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2623 ; free virtual = 9831
Ending Netlist Obfuscation Task | Checksum: 2726db357

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2623 ; free virtual = 9831
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 4209.219 ; gain = 520.637 ; free physical = 2623 ; free virtual = 9831
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2604 ; free virtual = 9816
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_pwropt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2621 ; free virtual = 9835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d111aee3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2621 ; free virtual = 9835
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2633 ; free virtual = 9847

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3c1e603a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2626 ; free virtual = 9840

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b12517a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2605 ; free virtual = 9819

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b12517a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2605 ; free virtual = 9819
Phase 1 Placer Initialization | Checksum: 1b12517a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2605 ; free virtual = 9819

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b5fa2b08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2584 ; free virtual = 9798

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 136b7c07c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2584 ; free virtual = 9798

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15e944506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2584 ; free virtual = 9798

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 26b5c74c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2546 ; free virtual = 9759

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 887 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 355 nets or LUTs. Breaked 2 LUTs, combined 353 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net Zed_v1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2543 ; free virtual = 9757
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2543 ; free virtual = 9757

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            353  |                   355  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            4  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            353  |                   356  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 175f07989

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2542 ; free virtual = 9755
Phase 2.4 Global Placement Core | Checksum: baca365f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2541 ; free virtual = 9755
Phase 2 Global Placement | Checksum: baca365f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2546 ; free virtual = 9760

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10379224c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2548 ; free virtual = 9763

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14965cddc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2546 ; free virtual = 9760

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bdbaa864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2546 ; free virtual = 9760

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13d391fdf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2546 ; free virtual = 9760

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e06f726a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f90ae627

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2528 ; free virtual = 9742

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 152df42c2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2526 ; free virtual = 9740

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e6cf795c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2526 ; free virtual = 9740

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 156950453

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2527 ; free virtual = 9741
Phase 3 Detail Placement | Checksum: 156950453

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2527 ; free virtual = 9740

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18933eb34

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.778 | TNS=-13.045 |
Phase 1 Physical Synthesis Initialization | Checksum: 1100cd111

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2525 ; free virtual = 9739
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 195edd36d

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2524 ; free virtual = 9738
Phase 4.1.1.1 BUFG Insertion | Checksum: 18933eb34

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2524 ; free virtual = 9738

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.257. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18a337de7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759
Phase 4.1 Post Commit Optimization | Checksum: 18a337de7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a337de7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18a337de7

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2544 ; free virtual = 9758
Phase 4.3 Placer Reporting | Checksum: 18a337de7

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2544 ; free virtual = 9758

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2544 ; free virtual = 9758

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2544 ; free virtual = 9758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16234e19e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759
Ending Placer Task | Checksum: 12d706c20

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2545 ; free virtual = 9759
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2570 ; free virtual = 9784
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2549 ; free virtual = 9787
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zed_v1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2556 ; free virtual = 9777
INFO: [runtcl-4] Executing : report_utilization -file Zed_v1_wrapper_utilization_placed.rpt -pb Zed_v1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zed_v1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2575 ; free virtual = 9797
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power optimizations | Checksum: 18425336c
INFO: [Pwropt 34-50] Optimizing power for module Zed_v1_wrapper ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4209.219 ; gain = 0.000 ; free physical = 2250 ; free virtual = 9473
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of Zed_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2] does not fanout to any other flop but itself
Found 4182 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4232.297 ; gain = 23.078 ; free physical = 2168 ; free virtual = 9390
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4264.309 ; gain = 32.012 ; free physical = 2170 ; free virtual = 9392
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 21 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2166 ; free virtual = 9389
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4264.309 ; gain = 55.090 ; free physical = 2163 ; free virtual = 9386

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2477 ; free virtual = 9699


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Zed_v1_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 55 accepted clusters 4
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 578 accepted clusters 4

Number of Slice Registers augmented: 8 newly gated: 0 Total: 9316
Number of SRLs augmented: 0  newly gated: 0 Total: 1031
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 48
Number of Flops added for Enable Generation: 0

Flops dropped: 3/11 RAMS dropped: 0/4 Clusters dropped: 13/8 Enables dropped: 2

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 0
    LUT4 : 4
    LUT5 : 0
    LUT6 : 1

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 15c60ddf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2477 ; free virtual = 9699
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2477 ; free virtual = 9699
End power optimizations | Checksum: 1cec997f3
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4264.309 ; gain = 55.090 ; free physical = 2499 ; free virtual = 9721
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -4027360 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2499 ; free virtual = 9721
Ending Netlist Obfuscation Task | Checksum: 1cec997f3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2499 ; free virtual = 9722
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4264.309 ; gain = 55.090 ; free physical = 2499 ; free virtual = 9722
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2478 ; free virtual = 9725
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_postplace_pwropt.dcp' has been generated.
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2498 ; free virtual = 9728
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.13s |  WALL: 0.35s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2498 ; free virtual = 9728

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 20b63713a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2493 ; free virtual = 9723
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20b63713a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2492 ; free virtual = 9722

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.257 |
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg. Critical path length was reduced through logic transformation on cell Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1_comp.
INFO: [Physopt 32-735] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.067 |
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[2].  Re-placed instance Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[2]_i_1
INFO: [Physopt 32-735] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.047 |
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.036 |
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.036 |
Phase 3 Critical Path Optimization | Checksum: 20b63713a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2473 ; free virtual = 9703

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.036 |
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-0.036 |
Phase 4 Critical Path Optimization | Checksum: 20b63713a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2474 ; free virtual = 9704
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2475 ; free virtual = 9705
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.036 | TNS=-0.036 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.221  |          0.221  |            1  |              0  |                     3  |           0  |           2  |  00:00:01  |
|  Total          |          0.221  |          0.221  |            1  |              0  |                     3  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2475 ; free virtual = 9705
Ending Physical Synthesis Task | Checksum: 26883c00a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2473 ; free virtual = 9703
INFO: [Common 17-83] Releasing license: Implementation
284 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2466 ; free virtual = 9720
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Checksum: PlaceDB: 9c118fdc ConstDB: 0 ShapeSum: cf174f75 RouteDB: 0
Post Restoration Checksum: NetGraph: 6276390b NumContArr: 5494be37 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b70af742

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2357 ; free virtual = 9596

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b70af742

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2324 ; free virtual = 9563

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b70af742

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2324 ; free virtual = 9563
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1815130b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2317 ; free virtual = 9557

Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: e17a0eb5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2316 ; free virtual = 9556
Phase 2.4 Update Timing for Bus Skew | Checksum: 144e25206

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2316 ; free virtual = 9555

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14183
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14183
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: cd03d810

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2310 ; free virtual = 9549

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cd03d810

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2310 ; free virtual = 9549
Phase 3 Initial Routing | Checksum: 14dcba642

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2305 ; free virtual = 9545

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1939
 Number of Nodes with overlaps = 523
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 22b507d58

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2299 ; free virtual = 9538

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 15fdd830b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550
Phase 4 Rip-up And Reroute | Checksum: 15fdd830b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 18ed890d5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550
 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 146491fdc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550
Phase 5.1.1 Delay CleanUp | Checksum: ea7fa4bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550
Phase 5.1 TNS Cleanup | Checksum: ea7fa4bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ea7fa4bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550
Phase 5 Delay and Skew Optimization | Checksum: ea7fa4bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9550

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ee46c780

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9551
Phase 6.1 Hold Fix Iter | Checksum: 1a0ff9b51

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9551
Phase 6 Post Hold Fix | Checksum: 1a0ff9b51

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2311 ; free virtual = 9551

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15f38017b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2310 ; free virtual = 9550
Phase 7 Timing Verification | Checksum: 15f38017b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2310 ; free virtual = 9550

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.87501 %
  Global Horizontal Routing Utilization  = 3.72143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 15f38017b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2310 ; free virtual = 9550

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15f38017b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2309 ; free virtual = 9548

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16c3e7905

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2309 ; free virtual = 9549

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2348 ; free virtual = 9588
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.193. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 18afb7fac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2367 ; free virtual = 9607
Phase 11 Incr Placement Change | Checksum: 16c3e7905

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2367 ; free virtual = 9606

Phase 12 Build RT Design
Checksum: PlaceDB: ffe6d273 ConstDB: 0 ShapeSum: 8b14ad39 RouteDB: 116c4628
Post Restoration Checksum: NetGraph: c0e5b059 NumContArr: 559c28c6 Constraints: 0 Timing: 0
Phase 12 Build RT Design | Checksum: 11681d91f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2347 ; free virtual = 9586

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 11681d91f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2316 ; free virtual = 9555

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 11681d91f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2316 ; free virtual = 9555

Phase 13.3 Timing Verification

Phase 13.3.1 Update Timing
Phase 13.3.1 Update Timing | Checksum: e34eed43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2307 ; free virtual = 9546
Phase 13.3 Timing Verification | Checksum: e34eed43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2307 ; free virtual = 9546
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 189bda2c1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2303 ; free virtual = 9542

Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 254c9d3c1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2298 ; free virtual = 9537
Phase 13.5 Update Timing for Bus Skew | Checksum: 1fc39b248

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2297 ; free virtual = 9536

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.87501 %
  Global Horizontal Routing Utilization  = 3.72143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 2445916a8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2293 ; free virtual = 9533

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 2445916a8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2293 ; free virtual = 9533
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 1c99e9b97

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2289 ; free virtual = 9528

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
Phase 15.1 Global Iteration 0 | Checksum: 163cc96e2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2277 ; free virtual = 9516

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 15.2 Global Iteration 1 | Checksum: 1eb7ce6fc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2281 ; free virtual = 9519
Phase 15 Rip-up And Reroute | Checksum: 1eb7ce6fc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2281 ; free virtual = 9519

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 208f0142d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2283 ; free virtual = 9520
 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 275ea0706

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2281 ; free virtual = 9519
Phase 16.1.1 Delay CleanUp | Checksum: 265243a88

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2280 ; free virtual = 9518
Phase 16.1 TNS Cleanup | Checksum: 265243a88

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2280 ; free virtual = 9518

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 265243a88

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2280 ; free virtual = 9518
Phase 16 Delay and Skew Optimization | Checksum: 265243a88

Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2280 ; free virtual = 9518

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1a4eb6989

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2279 ; free virtual = 9517
Phase 17.1 Hold Fix Iter | Checksum: 26ed0e577

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2279 ; free virtual = 9517
Phase 17 Post Hold Fix | Checksum: 26ed0e577

Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2279 ; free virtual = 9517

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 240755bda

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2282 ; free virtual = 9519
Phase 18 Timing Verification | Checksum: 240755bda

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2282 ; free virtual = 9519

Phase 19 Reset Design
Post Restoration Checksum: NetGraph: 8708db87 NumContArr: 2f88c708 Constraints: 0 Timing: 9549701d

Phase 19.1 Create Timer
Phase 19.1 Create Timer | Checksum: 14bdb12ac

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2291 ; free virtual = 9529
Phase 19 Reset Design | Checksum: 14bdb12ac

Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2303 ; free virtual = 9541

Phase 20 Post Router Timing
Phase 20 Post Router Timing | Checksum: 174e5e240

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2300 ; free virtual = 9537

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2407 ; free virtual = 9645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
295 Infos, 56 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2407 ; free virtual = 9645
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2383 ; free virtual = 9648
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zed_v1_wrapper_drc_routed.rpt -pb Zed_v1_wrapper_drc_routed.pb -rpx Zed_v1_wrapper_drc_routed.rpx
Command: report_drc -file Zed_v1_wrapper_drc_routed.rpt -pb Zed_v1_wrapper_drc_routed.pb -rpx Zed_v1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zed_v1_wrapper_methodology_drc_routed.rpt -pb Zed_v1_wrapper_methodology_drc_routed.pb -rpx Zed_v1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zed_v1_wrapper_methodology_drc_routed.rpt -pb Zed_v1_wrapper_methodology_drc_routed.pb -rpx Zed_v1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zed_v1_wrapper_power_routed.rpt -pb Zed_v1_wrapper_power_summary_routed.pb -rpx Zed_v1_wrapper_power_routed.rpx
Command: report_power -file Zed_v1_wrapper_power_routed.rpt -pb Zed_v1_wrapper_power_summary_routed.pb -rpx Zed_v1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
307 Infos, 57 Warnings, 36 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zed_v1_wrapper_route_status.rpt -pb Zed_v1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zed_v1_wrapper_timing_summary_routed.rpt -pb Zed_v1_wrapper_timing_summary_routed.pb -rpx Zed_v1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zed_v1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zed_v1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zed_v1_wrapper_bus_skew_routed.rpt -pb Zed_v1_wrapper_bus_skew_routed.pb -rpx Zed_v1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2385 ; free virtual = 9645
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.60s |  WALL: 0.88s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2385 ; free virtual = 9645

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.193 | TNS=-0.903 | WHS=0.036 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 30706fadc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2374 ; free virtual = 9635
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Route 35-}  -suppress '. The existing rule will be replaced.

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.193 | TNS=-0.903 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.165. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/clk_wiz_0/inst/clk_out2_Zed_v1_clk_wiz_0_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out2_Zed_v1_clk_wiz_0_0. Processed net: Zed_v1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.165 | TNS=-0.875 | WHS=0.036 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 30706fadc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9522

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.165 | TNS=-0.875 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-45] Identified 3 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 2 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 2 buffers.

INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.165 | TNS=-0.875 | WHS=0.036 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 30706fadc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9522
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.165 | TNS=-0.875 | WHS=0.036 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.028  |          0.028  |            0  |              0  |                     2  |           0  |           1  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           2  |          0  |               2  |           0  |           1  |  00:00:01  |
|  Total                      |          0.000  |          0.000  |           2  |          0  |               2  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9522
Ending Physical Synthesis Task | Checksum: 202b5273f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2261 ; free virtual = 9522
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2335 ; free virtual = 9596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4264.309 ; gain = 0.000 ; free physical = 2313 ; free virtual = 9600
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED/SKL_ZED_Jan_04_full.runs/impl_1/Zed_v1_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file Zed_v1_wrapper_timing_summary_postroute_physopted.rpt -pb Zed_v1_wrapper_timing_summary_postroute_physopted.pb -rpx Zed_v1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zed_v1_wrapper_bus_skew_postroute_physopted.rpt -pb Zed_v1_wrapper_bus_skew_postroute_physopted.pb -rpx Zed_v1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 11:42:42 2023...
