// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "karastuba_mul_MUL_st_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic karastuba_mul_MUL_st_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic karastuba_mul_MUL_st_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state1 = "1";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state5 = "100";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state9 = "10000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp2_stage0 = "100000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state13 = "1000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp3_stage0 = "10000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state17 = "100000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state18 = "1000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp4_stage0 = "10000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state22 = "100000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp5_stage0 = "1000000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state26 = "10000000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_pp6_stage0 = "100000000000000";
const sc_lv<16> karastuba_mul_MUL_st_2::ap_ST_fsm_state30 = "1000000000000000";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool karastuba_mul_MUL_st_2::ap_const_boolean_1 = true;
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_1 = "1";
const bool karastuba_mul_MUL_st_2::ap_const_boolean_0 = false;
const sc_lv<1> karastuba_mul_MUL_st_2::ap_const_lv1_0 = "0";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_3 = "11";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_5 = "101";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_7 = "111";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_9 = "1001";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_A = "1010";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_C = "1100";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_E = "1110";
const sc_lv<1> karastuba_mul_MUL_st_2::ap_const_lv1_1 = "1";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_2 = "10";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_4 = "100";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_6 = "110";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_B = "1011";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_D = "1101";
const sc_lv<4> karastuba_mul_MUL_st_2::ap_const_lv4_0 = "0000";
const sc_lv<5> karastuba_mul_MUL_st_2::ap_const_lv5_0 = "00000";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_8 = "1000";
const sc_lv<2> karastuba_mul_MUL_st_2::ap_const_lv2_0 = "00";
const sc_lv<4> karastuba_mul_MUL_st_2::ap_const_lv4_8 = "1000";
const sc_lv<4> karastuba_mul_MUL_st_2::ap_const_lv4_1 = "1";
const sc_lv<5> karastuba_mul_MUL_st_2::ap_const_lv5_10 = "10000";
const sc_lv<5> karastuba_mul_MUL_st_2::ap_const_lv5_1 = "1";
const sc_lv<32> karastuba_mul_MUL_st_2::ap_const_lv32_F = "1111";

karastuba_mul_MUL_st_2::karastuba_mul_MUL_st_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    lhs0_digits_data_V_U = new karastuba_mul_temcud("lhs0_digits_data_V_U");
    lhs0_digits_data_V_U->clk(ap_clk);
    lhs0_digits_data_V_U->reset(ap_rst);
    lhs0_digits_data_V_U->address0(lhs0_digits_data_V_address0);
    lhs0_digits_data_V_U->ce0(lhs0_digits_data_V_ce0);
    lhs0_digits_data_V_U->we0(lhs0_digits_data_V_we0);
    lhs0_digits_data_V_U->d0(lhs_digits_data_V_q0);
    lhs0_digits_data_V_U->q0(lhs0_digits_data_V_q0);
    lhs1_digits_data_V_U = new karastuba_mul_temcud("lhs1_digits_data_V_U");
    lhs1_digits_data_V_U->clk(ap_clk);
    lhs1_digits_data_V_U->reset(ap_rst);
    lhs1_digits_data_V_U->address0(lhs1_digits_data_V_address0);
    lhs1_digits_data_V_U->ce0(lhs1_digits_data_V_ce0);
    lhs1_digits_data_V_U->we0(lhs1_digits_data_V_we0);
    lhs1_digits_data_V_U->d0(lhs_digits_data_V_q0);
    lhs1_digits_data_V_U->q0(lhs1_digits_data_V_q0);
    rhs0_digits_data_V_U = new karastuba_mul_temcud("rhs0_digits_data_V_U");
    rhs0_digits_data_V_U->clk(ap_clk);
    rhs0_digits_data_V_U->reset(ap_rst);
    rhs0_digits_data_V_U->address0(rhs0_digits_data_V_address0);
    rhs0_digits_data_V_U->ce0(rhs0_digits_data_V_ce0);
    rhs0_digits_data_V_U->we0(rhs0_digits_data_V_we0);
    rhs0_digits_data_V_U->d0(rhs_digits_data_V_q0);
    rhs0_digits_data_V_U->q0(rhs0_digits_data_V_q0);
    rhs1_digits_data_V_U = new karastuba_mul_temcud("rhs1_digits_data_V_U");
    rhs1_digits_data_V_U->clk(ap_clk);
    rhs1_digits_data_V_U->reset(ap_rst);
    rhs1_digits_data_V_U->address0(rhs1_digits_data_V_address0);
    rhs1_digits_data_V_U->ce0(rhs1_digits_data_V_ce0);
    rhs1_digits_data_V_U->we0(rhs1_digits_data_V_we0);
    rhs1_digits_data_V_U->d0(rhs_digits_data_V_q0);
    rhs1_digits_data_V_U->q0(rhs1_digits_data_V_q0);
    lhs0_tmp_digits_data_U = new karastuba_mul_temcud("lhs0_tmp_digits_data_U");
    lhs0_tmp_digits_data_U->clk(ap_clk);
    lhs0_tmp_digits_data_U->reset(ap_rst);
    lhs0_tmp_digits_data_U->address0(lhs0_tmp_digits_data_address0);
    lhs0_tmp_digits_data_U->ce0(lhs0_tmp_digits_data_ce0);
    lhs0_tmp_digits_data_U->we0(lhs0_tmp_digits_data_we0);
    lhs0_tmp_digits_data_U->d0(lhs_digits_data_V_q0);
    lhs0_tmp_digits_data_U->q0(lhs0_tmp_digits_data_q0);
    lhs1_tmp_digits_data_U = new karastuba_mul_temcud("lhs1_tmp_digits_data_U");
    lhs1_tmp_digits_data_U->clk(ap_clk);
    lhs1_tmp_digits_data_U->reset(ap_rst);
    lhs1_tmp_digits_data_U->address0(lhs1_tmp_digits_data_address0);
    lhs1_tmp_digits_data_U->ce0(lhs1_tmp_digits_data_ce0);
    lhs1_tmp_digits_data_U->we0(lhs1_tmp_digits_data_we0);
    lhs1_tmp_digits_data_U->d0(lhs_digits_data_V_q0);
    lhs1_tmp_digits_data_U->q0(lhs1_tmp_digits_data_q0);
    rhs0_tmp_digits_data_U = new karastuba_mul_temcud("rhs0_tmp_digits_data_U");
    rhs0_tmp_digits_data_U->clk(ap_clk);
    rhs0_tmp_digits_data_U->reset(ap_rst);
    rhs0_tmp_digits_data_U->address0(rhs0_tmp_digits_data_address0);
    rhs0_tmp_digits_data_U->ce0(rhs0_tmp_digits_data_ce0);
    rhs0_tmp_digits_data_U->we0(rhs0_tmp_digits_data_we0);
    rhs0_tmp_digits_data_U->d0(rhs_digits_data_V_q0);
    rhs0_tmp_digits_data_U->q0(rhs0_tmp_digits_data_q0);
    rhs1_tmp_digits_data_U = new karastuba_mul_temcud("rhs1_tmp_digits_data_U");
    rhs1_tmp_digits_data_U->clk(ap_clk);
    rhs1_tmp_digits_data_U->reset(ap_rst);
    rhs1_tmp_digits_data_U->address0(rhs1_tmp_digits_data_address0);
    rhs1_tmp_digits_data_U->ce0(rhs1_tmp_digits_data_ce0);
    rhs1_tmp_digits_data_U->we0(rhs1_tmp_digits_data_we0);
    rhs1_tmp_digits_data_U->d0(rhs_digits_data_V_q0);
    rhs1_tmp_digits_data_U->q0(rhs1_tmp_digits_data_q0);
    res_digits_data_V_as_U = new karastuba_mul_MULmb6("res_digits_data_V_as_U");
    res_digits_data_V_as_U->clk(ap_clk);
    res_digits_data_V_as_U->reset(ap_rst);
    res_digits_data_V_as_U->address0(res_digits_data_V_as_address0);
    res_digits_data_V_as_U->ce0(res_digits_data_V_as_ce0);
    res_digits_data_V_as_U->we0(res_digits_data_V_as_we0);
    res_digits_data_V_as_U->d0(grp_mul_I_O_fu_485_w_digits_data_V_d0);
    res_digits_data_V_as_U->q0(res_digits_data_V_as_q0);
    res_digits_data_V_as_1_U = new karastuba_mul_MULmb6("res_digits_data_V_as_1_U");
    res_digits_data_V_as_1_U->clk(ap_clk);
    res_digits_data_V_as_1_U->reset(ap_rst);
    res_digits_data_V_as_1_U->address0(res_digits_data_V_as_1_address0);
    res_digits_data_V_as_1_U->ce0(res_digits_data_V_as_1_ce0);
    res_digits_data_V_as_1_U->we0(res_digits_data_V_as_1_we0);
    res_digits_data_V_as_1_U->d0(grp_mul_I_O_fu_496_w_digits_data_V_d0);
    res_digits_data_V_as_1_U->q0(res_digits_data_V_as_1_q0);
    p_cross_mul_digits_da_U = new karastuba_mul_MULmb6("p_cross_mul_digits_da_U");
    p_cross_mul_digits_da_U->clk(ap_clk);
    p_cross_mul_digits_da_U->reset(ap_rst);
    p_cross_mul_digits_da_U->address0(p_cross_mul_digits_da_address0);
    p_cross_mul_digits_da_U->ce0(p_cross_mul_digits_da_ce0);
    p_cross_mul_digits_da_U->we0(p_cross_mul_digits_da_we0);
    p_cross_mul_digits_da_U->d0(grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_d0);
    p_cross_mul_digits_da_U->q0(p_cross_mul_digits_da_q0);
    grp_karastuba_mul_templa_2_fu_476 = new karastuba_mul_templa_2("grp_karastuba_mul_templa_2_fu_476");
    grp_karastuba_mul_templa_2_fu_476->ap_clk(ap_clk);
    grp_karastuba_mul_templa_2_fu_476->ap_rst(ap_rst);
    grp_karastuba_mul_templa_2_fu_476->ap_start(grp_karastuba_mul_templa_2_fu_476_ap_start);
    grp_karastuba_mul_templa_2_fu_476->ap_done(grp_karastuba_mul_templa_2_fu_476_ap_done);
    grp_karastuba_mul_templa_2_fu_476->ap_idle(grp_karastuba_mul_templa_2_fu_476_ap_idle);
    grp_karastuba_mul_templa_2_fu_476->ap_ready(grp_karastuba_mul_templa_2_fu_476_ap_ready);
    grp_karastuba_mul_templa_2_fu_476->lhs0_tmp_digits_data_V_address0(grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0);
    grp_karastuba_mul_templa_2_fu_476->lhs0_tmp_digits_data_V_ce0(grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0);
    grp_karastuba_mul_templa_2_fu_476->lhs0_tmp_digits_data_V_q0(lhs0_tmp_digits_data_q0);
    grp_karastuba_mul_templa_2_fu_476->lhs1_tmp_digits_data_V_address0(grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0);
    grp_karastuba_mul_templa_2_fu_476->lhs1_tmp_digits_data_V_ce0(grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0);
    grp_karastuba_mul_templa_2_fu_476->lhs1_tmp_digits_data_V_q0(lhs1_tmp_digits_data_q0);
    grp_karastuba_mul_templa_2_fu_476->rhs0_tmp_digits_data_V_address0(grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0);
    grp_karastuba_mul_templa_2_fu_476->rhs0_tmp_digits_data_V_ce0(grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0);
    grp_karastuba_mul_templa_2_fu_476->rhs0_tmp_digits_data_V_q0(rhs0_tmp_digits_data_q0);
    grp_karastuba_mul_templa_2_fu_476->rhs1_tmp_digits_data_V_address0(grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0);
    grp_karastuba_mul_templa_2_fu_476->rhs1_tmp_digits_data_V_ce0(grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0);
    grp_karastuba_mul_templa_2_fu_476->rhs1_tmp_digits_data_V_q0(rhs1_tmp_digits_data_q0);
    grp_karastuba_mul_templa_2_fu_476->cross_mul_digits_data_V_address0(grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0);
    grp_karastuba_mul_templa_2_fu_476->cross_mul_digits_data_V_ce0(grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0);
    grp_karastuba_mul_templa_2_fu_476->cross_mul_digits_data_V_we0(grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0);
    grp_karastuba_mul_templa_2_fu_476->cross_mul_digits_data_V_d0(grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_d0);
    grp_karastuba_mul_templa_2_fu_476->cross_mul_digits_data_V_q0(p_cross_mul_digits_da_q0);
    grp_karastuba_mul_templa_2_fu_476->ap_return(grp_karastuba_mul_templa_2_fu_476_ap_return);
    grp_mul_I_O_fu_485 = new mul_I_O("grp_mul_I_O_fu_485");
    grp_mul_I_O_fu_485->ap_clk(ap_clk);
    grp_mul_I_O_fu_485->ap_rst(ap_rst);
    grp_mul_I_O_fu_485->ap_start(grp_mul_I_O_fu_485_ap_start);
    grp_mul_I_O_fu_485->ap_done(grp_mul_I_O_fu_485_ap_done);
    grp_mul_I_O_fu_485->ap_idle(grp_mul_I_O_fu_485_ap_idle);
    grp_mul_I_O_fu_485->ap_ready(grp_mul_I_O_fu_485_ap_ready);
    grp_mul_I_O_fu_485->u_tmp_bits_read(ap_var_for_const0);
    grp_mul_I_O_fu_485->u_digits_data_V_address0(grp_mul_I_O_fu_485_u_digits_data_V_address0);
    grp_mul_I_O_fu_485->u_digits_data_V_ce0(grp_mul_I_O_fu_485_u_digits_data_V_ce0);
    grp_mul_I_O_fu_485->u_digits_data_V_q0(lhs0_digits_data_V_q0);
    grp_mul_I_O_fu_485->v_tmp_bits_read(ap_var_for_const0);
    grp_mul_I_O_fu_485->v_digits_data_V_address0(grp_mul_I_O_fu_485_v_digits_data_V_address0);
    grp_mul_I_O_fu_485->v_digits_data_V_ce0(grp_mul_I_O_fu_485_v_digits_data_V_ce0);
    grp_mul_I_O_fu_485->v_digits_data_V_q0(rhs0_digits_data_V_q0);
    grp_mul_I_O_fu_485->w_digits_data_V_address0(grp_mul_I_O_fu_485_w_digits_data_V_address0);
    grp_mul_I_O_fu_485->w_digits_data_V_ce0(grp_mul_I_O_fu_485_w_digits_data_V_ce0);
    grp_mul_I_O_fu_485->w_digits_data_V_we0(grp_mul_I_O_fu_485_w_digits_data_V_we0);
    grp_mul_I_O_fu_485->w_digits_data_V_d0(grp_mul_I_O_fu_485_w_digits_data_V_d0);
    grp_mul_I_O_fu_485->w_digits_data_V_q0(res_digits_data_V_as_q0);
    grp_mul_I_O_fu_485->ap_return(grp_mul_I_O_fu_485_ap_return);
    grp_mul_I_O_fu_496 = new mul_I_O("grp_mul_I_O_fu_496");
    grp_mul_I_O_fu_496->ap_clk(ap_clk);
    grp_mul_I_O_fu_496->ap_rst(ap_rst);
    grp_mul_I_O_fu_496->ap_start(grp_mul_I_O_fu_496_ap_start);
    grp_mul_I_O_fu_496->ap_done(grp_mul_I_O_fu_496_ap_done);
    grp_mul_I_O_fu_496->ap_idle(grp_mul_I_O_fu_496_ap_idle);
    grp_mul_I_O_fu_496->ap_ready(grp_mul_I_O_fu_496_ap_ready);
    grp_mul_I_O_fu_496->u_tmp_bits_read(ap_var_for_const0);
    grp_mul_I_O_fu_496->u_digits_data_V_address0(grp_mul_I_O_fu_496_u_digits_data_V_address0);
    grp_mul_I_O_fu_496->u_digits_data_V_ce0(grp_mul_I_O_fu_496_u_digits_data_V_ce0);
    grp_mul_I_O_fu_496->u_digits_data_V_q0(lhs1_digits_data_V_q0);
    grp_mul_I_O_fu_496->v_tmp_bits_read(ap_var_for_const0);
    grp_mul_I_O_fu_496->v_digits_data_V_address0(grp_mul_I_O_fu_496_v_digits_data_V_address0);
    grp_mul_I_O_fu_496->v_digits_data_V_ce0(grp_mul_I_O_fu_496_v_digits_data_V_ce0);
    grp_mul_I_O_fu_496->v_digits_data_V_q0(rhs1_digits_data_V_q0);
    grp_mul_I_O_fu_496->w_digits_data_V_address0(grp_mul_I_O_fu_496_w_digits_data_V_address0);
    grp_mul_I_O_fu_496->w_digits_data_V_ce0(grp_mul_I_O_fu_496_w_digits_data_V_ce0);
    grp_mul_I_O_fu_496->w_digits_data_V_we0(grp_mul_I_O_fu_496_w_digits_data_V_we0);
    grp_mul_I_O_fu_496->w_digits_data_V_d0(grp_mul_I_O_fu_496_w_digits_data_V_d0);
    grp_mul_I_O_fu_496->w_digits_data_V_q0(res_digits_data_V_as_1_q0);
    grp_mul_I_O_fu_496->ap_return(grp_mul_I_O_fu_496_ap_return);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp4_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp5_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp6_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state26);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state30);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp3_stage0);

    SC_METHOD(thread_ap_block_pp3_stage0_11001);

    SC_METHOD(thread_ap_block_pp3_stage0_subdone);

    SC_METHOD(thread_ap_block_pp4_stage0);

    SC_METHOD(thread_ap_block_pp4_stage0_11001);

    SC_METHOD(thread_ap_block_pp4_stage0_subdone);

    SC_METHOD(thread_ap_block_pp5_stage0);

    SC_METHOD(thread_ap_block_pp5_stage0_11001);

    SC_METHOD(thread_ap_block_pp5_stage0_subdone);

    SC_METHOD(thread_ap_block_pp6_stage0);

    SC_METHOD(thread_ap_block_pp6_stage0_11001);

    SC_METHOD(thread_ap_block_pp6_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state10_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state11_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state12_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state14_pp3_stage0_iter0);

    SC_METHOD(thread_ap_block_state15_pp3_stage0_iter1);

    SC_METHOD(thread_ap_block_state16_pp3_stage0_iter2);

    SC_METHOD(thread_ap_block_state18_on_subcall_done);
    sensitive << ( grp_mul_I_O_fu_485_ap_done );
    sensitive << ( grp_mul_I_O_fu_496_ap_done );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_ap_done );

    SC_METHOD(thread_ap_block_state19_pp4_stage0_iter0);

    SC_METHOD(thread_ap_block_state20_pp4_stage0_iter1);

    SC_METHOD(thread_ap_block_state21_pp4_stage0_iter2);

    SC_METHOD(thread_ap_block_state23_pp5_stage0_iter0);

    SC_METHOD(thread_ap_block_state24_pp5_stage0_iter1);

    SC_METHOD(thread_ap_block_state25_pp5_stage0_iter2);

    SC_METHOD(thread_ap_block_state27_pp6_stage0_iter0);

    SC_METHOD(thread_ap_block_state28_pp6_stage0_iter1);

    SC_METHOD(thread_ap_block_state29_pp6_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln262_fu_525_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( icmp_ln267_fu_542_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state10);
    sensitive << ( icmp_ln272_fu_571_p2 );

    SC_METHOD(thread_ap_condition_pp3_exit_iter0_state14);
    sensitive << ( icmp_ln277_fu_588_p2 );

    SC_METHOD(thread_ap_condition_pp4_exit_iter0_state19);
    sensitive << ( icmp_ln294_fu_621_p2 );

    SC_METHOD(thread_ap_condition_pp5_exit_iter0_state23);
    sensitive << ( icmp_ln300_fu_638_p2 );

    SC_METHOD(thread_ap_condition_pp6_exit_iter0_state27);
    sensitive << ( icmp_ln306_fu_655_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state30 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_enable_pp3);
    sensitive << ( ap_idle_pp3 );

    SC_METHOD(thread_ap_enable_pp4);
    sensitive << ( ap_idle_pp4 );

    SC_METHOD(thread_ap_enable_pp5);
    sensitive << ( ap_idle_pp5 );

    SC_METHOD(thread_ap_enable_pp6);
    sensitive << ( ap_idle_pp6 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_ap_idle_pp3);
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_ap_idle_pp4);
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( ap_enable_reg_pp4_iter1 );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_ap_idle_pp5);
    sensitive << ( ap_enable_reg_pp5_iter0 );
    sensitive << ( ap_enable_reg_pp5_iter1 );
    sensitive << ( ap_enable_reg_pp5_iter2 );

    SC_METHOD(thread_ap_idle_pp6);
    sensitive << ( ap_enable_reg_pp6_iter0 );
    sensitive << ( ap_enable_reg_pp6_iter1 );
    sensitive << ( ap_enable_reg_pp6_iter2 );

    SC_METHOD(thread_ap_phi_mux_i1_0_i_phi_fu_412_p4);
    sensitive << ( i1_0_i_reg_408 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( icmp_ln267_reg_736 );
    sensitive << ( i_5_reg_740 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_i3_0_i_phi_fu_435_p4);
    sensitive << ( i3_0_i_reg_431 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( icmp_ln277_reg_776 );
    sensitive << ( i_7_reg_780 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state30 );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( ap_CS_fsm_state30 );
    sensitive << ( zext_ln312_fu_672_p1 );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( ap_CS_fsm_state30 );
    sensitive << ( zext_ln312_1_fu_681_p1 );

    SC_METHOD(thread_ap_return_2);
    sensitive << ( p_cross_mul_tmp_bits_reg_805 );
    sensitive << ( ap_CS_fsm_state30 );

    SC_METHOD(thread_ap_return_3);
    sensitive << ( p_read_cast_i_reg_710 );
    sensitive << ( ap_CS_fsm_state30 );

    SC_METHOD(thread_ap_return_4);
    sensitive << ( p_read1_cast_i_reg_705 );
    sensitive << ( ap_CS_fsm_state30 );

    SC_METHOD(thread_cross_mul_digits_dat_address0);
    sensitive << ( zext_ln309_reg_867_pp6_iter1_reg );
    sensitive << ( ap_enable_reg_pp6_iter2 );
    sensitive << ( ap_block_pp6_stage0 );

    SC_METHOD(thread_cross_mul_digits_dat_ce0);
    sensitive << ( ap_block_pp6_stage0_11001 );
    sensitive << ( ap_enable_reg_pp6_iter2 );

    SC_METHOD(thread_cross_mul_digits_dat_d0);
    sensitive << ( p_cross_mul_digits_da_2_reg_877 );
    sensitive << ( ap_enable_reg_pp6_iter2 );
    sensitive << ( ap_block_pp6_stage0 );

    SC_METHOD(thread_cross_mul_digits_dat_we0);
    sensitive << ( ap_block_pp6_stage0_11001 );
    sensitive << ( icmp_ln306_reg_858_pp6_iter1_reg );
    sensitive << ( ap_enable_reg_pp6_iter2 );

    SC_METHOD(thread_grp_karastuba_mul_templa_2_fu_476_ap_start);
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_ap_start_reg );

    SC_METHOD(thread_grp_mul_I_O_fu_485_ap_start);
    sensitive << ( grp_mul_I_O_fu_485_ap_start_reg );

    SC_METHOD(thread_grp_mul_I_O_fu_496_ap_start);
    sensitive << ( grp_mul_I_O_fu_496_ap_start_reg );

    SC_METHOD(thread_i_10_fu_661_p2);
    sensitive << ( i6_0_i_reg_465 );

    SC_METHOD(thread_i_5_fu_548_p2);
    sensitive << ( ap_phi_mux_i1_0_i_phi_fu_412_p4 );

    SC_METHOD(thread_i_6_fu_577_p2);
    sensitive << ( i2_0_i_reg_420 );

    SC_METHOD(thread_i_7_fu_594_p2);
    sensitive << ( ap_phi_mux_i3_0_i_phi_fu_435_p4 );

    SC_METHOD(thread_i_8_fu_627_p2);
    sensitive << ( i4_0_i_reg_443 );

    SC_METHOD(thread_i_9_fu_644_p2);
    sensitive << ( i5_0_i_reg_454 );

    SC_METHOD(thread_i_fu_531_p2);
    sensitive << ( i_0_i_reg_397 );

    SC_METHOD(thread_icmp_ln262_fu_525_p2);
    sensitive << ( i_0_i_reg_397 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln267_fu_542_p2);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_i1_0_i_phi_fu_412_p4 );

    SC_METHOD(thread_icmp_ln272_fu_571_p2);
    sensitive << ( i2_0_i_reg_420 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln277_fu_588_p2);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_phi_mux_i3_0_i_phi_fu_435_p4 );

    SC_METHOD(thread_icmp_ln294_fu_621_p2);
    sensitive << ( i4_0_i_reg_443 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_enable_reg_pp4_iter0 );

    SC_METHOD(thread_icmp_ln300_fu_638_p2);
    sensitive << ( i5_0_i_reg_454 );
    sensitive << ( ap_CS_fsm_pp5_stage0 );
    sensitive << ( ap_block_pp5_stage0_11001 );
    sensitive << ( ap_enable_reg_pp5_iter0 );

    SC_METHOD(thread_icmp_ln306_fu_655_p2);
    sensitive << ( i6_0_i_reg_465 );
    sensitive << ( ap_CS_fsm_pp6_stage0 );
    sensitive << ( ap_block_pp6_stage0_11001 );
    sensitive << ( ap_enable_reg_pp6_iter0 );

    SC_METHOD(thread_inter_lhs_digits_dat_address0);
    sensitive << ( zext_ln265_reg_724_pp0_iter1_reg );
    sensitive << ( zext_ln270_1_reg_745_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_inter_lhs_digits_dat_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_inter_lhs_digits_dat_d0);
    sensitive << ( reg_507 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_inter_lhs_digits_dat_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln262_reg_715_pp0_iter1_reg );
    sensitive << ( icmp_ln267_reg_736_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_inter_rhs_digits_dat_address0);
    sensitive << ( zext_ln275_reg_764_pp2_iter1_reg );
    sensitive << ( zext_ln280_1_reg_785_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_inter_rhs_digits_dat_ce0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_inter_rhs_digits_dat_d0);
    sensitive << ( reg_512 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_inter_rhs_digits_dat_we0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( icmp_ln272_reg_755_pp2_iter1_reg );
    sensitive << ( icmp_ln277_reg_776_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_lhs0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln265_reg_724 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_485_u_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_lhs0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_485_u_digits_data_V_ce0 );

    SC_METHOD(thread_lhs0_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln262_reg_715 );

    SC_METHOD(thread_lhs0_tmp_digits_data_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln265_reg_724 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_lhs0_tmp_digits_data_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0 );

    SC_METHOD(thread_lhs0_tmp_digits_data_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln262_reg_715 );

    SC_METHOD(thread_lhs1_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_496_u_digits_data_V_address0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln270_fu_565_p1 );

    SC_METHOD(thread_lhs1_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_496_u_digits_data_V_ce0 );

    SC_METHOD(thread_lhs1_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln267_reg_736 );

    SC_METHOD(thread_lhs1_tmp_digits_data_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln270_fu_565_p1 );

    SC_METHOD(thread_lhs1_tmp_digits_data_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0 );

    SC_METHOD(thread_lhs1_tmp_digits_data_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln267_reg_736 );

    SC_METHOD(thread_lhs_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln265_fu_537_p1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln270_1_fu_560_p1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_lhs_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_p_cross_mul_digits_da_address0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp6_stage0 );
    sensitive << ( ap_enable_reg_pp6_iter0 );
    sensitive << ( zext_ln309_fu_667_p1 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0 );
    sensitive << ( ap_block_pp6_stage0 );

    SC_METHOD(thread_p_cross_mul_digits_da_ce0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp6_stage0 );
    sensitive << ( ap_block_pp6_stage0_11001 );
    sensitive << ( ap_enable_reg_pp6_iter0 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0 );

    SC_METHOD(thread_p_cross_mul_digits_da_we0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0 );

    SC_METHOD(thread_p_cross_mul_tmp_bits_fu_617_p1);
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_ap_return );

    SC_METHOD(thread_p_read1_cast_i_fu_517_p1);
    sensitive << ( rhs_tmp_bits_read );

    SC_METHOD(thread_p_read_cast_i_fu_521_p1);
    sensitive << ( lhs_tmp_bits_read );

    SC_METHOD(thread_res_digits_data_V_as_1_address0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp5_stage0 );
    sensitive << ( ap_enable_reg_pp5_iter0 );
    sensitive << ( zext_ln303_fu_650_p1 );
    sensitive << ( grp_mul_I_O_fu_496_w_digits_data_V_address0 );
    sensitive << ( ap_block_pp5_stage0 );

    SC_METHOD(thread_res_digits_data_V_as_1_ce0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp5_stage0 );
    sensitive << ( ap_block_pp5_stage0_11001 );
    sensitive << ( ap_enable_reg_pp5_iter0 );
    sensitive << ( grp_mul_I_O_fu_496_w_digits_data_V_ce0 );

    SC_METHOD(thread_res_digits_data_V_as_1_we0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_496_w_digits_data_V_we0 );

    SC_METHOD(thread_res_digits_data_V_as_address0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( zext_ln297_fu_633_p1 );
    sensitive << ( grp_mul_I_O_fu_485_w_digits_data_V_address0 );
    sensitive << ( ap_block_pp4_stage0 );

    SC_METHOD(thread_res_digits_data_V_as_ce0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_CS_fsm_pp4_stage0 );
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( grp_mul_I_O_fu_485_w_digits_data_V_ce0 );

    SC_METHOD(thread_res_digits_data_V_as_we0);
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_485_w_digits_data_V_we0 );

    SC_METHOD(thread_rhs0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( zext_ln275_reg_764 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_485_v_digits_data_V_address0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_rhs0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_485_v_digits_data_V_ce0 );

    SC_METHOD(thread_rhs0_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( icmp_ln272_reg_755 );

    SC_METHOD(thread_rhs0_tmp_digits_data_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( zext_ln275_reg_764 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_rhs0_tmp_digits_data_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0 );

    SC_METHOD(thread_rhs0_tmp_digits_data_we0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( icmp_ln272_reg_755 );

    SC_METHOD(thread_rhs1_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_496_v_digits_data_V_address0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln280_fu_611_p1 );

    SC_METHOD(thread_rhs1_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_mul_I_O_fu_496_v_digits_data_V_ce0 );

    SC_METHOD(thread_rhs1_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( icmp_ln277_reg_776 );

    SC_METHOD(thread_rhs1_tmp_digits_data_address0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln280_fu_611_p1 );

    SC_METHOD(thread_rhs1_tmp_digits_data_ce0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0 );

    SC_METHOD(thread_rhs1_tmp_digits_data_we0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( icmp_ln277_reg_776 );

    SC_METHOD(thread_rhs_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( zext_ln275_fu_583_p1 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( zext_ln280_1_fu_606_p1 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_rhs_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_xor_ln270_fu_554_p2);
    sensitive << ( ap_phi_mux_i1_0_i_phi_fu_412_p4 );

    SC_METHOD(thread_xor_ln280_fu_600_p2);
    sensitive << ( ap_phi_mux_i3_0_i_phi_fu_435_p4 );

    SC_METHOD(thread_z0_digits_data_V_address0);
    sensitive << ( zext_ln297_reg_819_pp4_iter1_reg );
    sensitive << ( ap_enable_reg_pp4_iter2 );
    sensitive << ( ap_block_pp4_stage0 );

    SC_METHOD(thread_z0_digits_data_V_ce0);
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_z0_digits_data_V_d0);
    sensitive << ( res_digits_data_V_as_3_reg_829 );
    sensitive << ( ap_enable_reg_pp4_iter2 );
    sensitive << ( ap_block_pp4_stage0 );

    SC_METHOD(thread_z0_digits_data_V_we0);
    sensitive << ( ap_block_pp4_stage0_11001 );
    sensitive << ( icmp_ln294_reg_810_pp4_iter1_reg );
    sensitive << ( ap_enable_reg_pp4_iter2 );

    SC_METHOD(thread_z2_digits_data_V_address0);
    sensitive << ( zext_ln303_reg_843_pp5_iter1_reg );
    sensitive << ( ap_enable_reg_pp5_iter2 );
    sensitive << ( ap_block_pp5_stage0 );

    SC_METHOD(thread_z2_digits_data_V_ce0);
    sensitive << ( ap_block_pp5_stage0_11001 );
    sensitive << ( ap_enable_reg_pp5_iter2 );

    SC_METHOD(thread_z2_digits_data_V_d0);
    sensitive << ( res_digits_data_V_as_5_reg_853 );
    sensitive << ( ap_enable_reg_pp5_iter2 );
    sensitive << ( ap_block_pp5_stage0 );

    SC_METHOD(thread_z2_digits_data_V_we0);
    sensitive << ( ap_block_pp5_stage0_11001 );
    sensitive << ( icmp_ln300_reg_834_pp5_iter1_reg );
    sensitive << ( ap_enable_reg_pp5_iter2 );

    SC_METHOD(thread_zext_ln265_fu_537_p1);
    sensitive << ( i_0_i_reg_397 );

    SC_METHOD(thread_zext_ln270_1_fu_560_p1);
    sensitive << ( xor_ln270_fu_554_p2 );

    SC_METHOD(thread_zext_ln270_fu_565_p1);
    sensitive << ( i1_0_i_reg_408 );

    SC_METHOD(thread_zext_ln275_fu_583_p1);
    sensitive << ( i2_0_i_reg_420 );

    SC_METHOD(thread_zext_ln280_1_fu_606_p1);
    sensitive << ( xor_ln280_fu_600_p2 );

    SC_METHOD(thread_zext_ln280_fu_611_p1);
    sensitive << ( i3_0_i_reg_431 );

    SC_METHOD(thread_zext_ln297_fu_633_p1);
    sensitive << ( i4_0_i_reg_443 );

    SC_METHOD(thread_zext_ln303_fu_650_p1);
    sensitive << ( i5_0_i_reg_454 );

    SC_METHOD(thread_zext_ln309_fu_667_p1);
    sensitive << ( i6_0_i_reg_465 );

    SC_METHOD(thread_zext_ln312_1_fu_681_p1);
    sensitive << ( z2_tmp_bits_i_reg_800 );

    SC_METHOD(thread_zext_ln312_fu_672_p1);
    sensitive << ( z0_tmp_bits_i_reg_795 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( icmp_ln262_fu_525_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln267_fu_542_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( icmp_ln272_fu_571_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( icmp_ln277_fu_588_p2 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_block_state18_on_subcall_done );
    sensitive << ( icmp_ln294_fu_621_p2 );
    sensitive << ( ap_enable_reg_pp4_iter0 );
    sensitive << ( icmp_ln300_fu_638_p2 );
    sensitive << ( ap_enable_reg_pp5_iter0 );
    sensitive << ( icmp_ln306_fu_655_p2 );
    sensitive << ( ap_enable_reg_pp6_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp3_stage0_subdone );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp4_stage0_subdone );
    sensitive << ( ap_enable_reg_pp4_iter1 );
    sensitive << ( ap_enable_reg_pp4_iter2 );
    sensitive << ( ap_block_pp5_stage0_subdone );
    sensitive << ( ap_enable_reg_pp5_iter1 );
    sensitive << ( ap_enable_reg_pp5_iter2 );
    sensitive << ( ap_block_pp6_stage0_subdone );
    sensitive << ( ap_enable_reg_pp6_iter1 );
    sensitive << ( ap_enable_reg_pp6_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0000000000000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp5_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp6_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp4_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp5_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp5_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp6_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp6_iter2 = SC_LOGIC_0;
    grp_karastuba_mul_templa_2_fu_476_ap_start_reg = SC_LOGIC_0;
    grp_mul_I_O_fu_485_ap_start_reg = SC_LOGIC_0;
    grp_mul_I_O_fu_496_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "karastuba_mul_MUL_st_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, lhs_tmp_bits_read, "(port)lhs_tmp_bits_read");
    sc_trace(mVcdFile, lhs_digits_data_V_address0, "(port)lhs_digits_data_V_address0");
    sc_trace(mVcdFile, lhs_digits_data_V_ce0, "(port)lhs_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs_digits_data_V_q0, "(port)lhs_digits_data_V_q0");
    sc_trace(mVcdFile, rhs_tmp_bits_read, "(port)rhs_tmp_bits_read");
    sc_trace(mVcdFile, rhs_digits_data_V_address0, "(port)rhs_digits_data_V_address0");
    sc_trace(mVcdFile, rhs_digits_data_V_ce0, "(port)rhs_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs_digits_data_V_q0, "(port)rhs_digits_data_V_q0");
    sc_trace(mVcdFile, z0_digits_data_V_address0, "(port)z0_digits_data_V_address0");
    sc_trace(mVcdFile, z0_digits_data_V_ce0, "(port)z0_digits_data_V_ce0");
    sc_trace(mVcdFile, z0_digits_data_V_we0, "(port)z0_digits_data_V_we0");
    sc_trace(mVcdFile, z0_digits_data_V_d0, "(port)z0_digits_data_V_d0");
    sc_trace(mVcdFile, z2_digits_data_V_address0, "(port)z2_digits_data_V_address0");
    sc_trace(mVcdFile, z2_digits_data_V_ce0, "(port)z2_digits_data_V_ce0");
    sc_trace(mVcdFile, z2_digits_data_V_we0, "(port)z2_digits_data_V_we0");
    sc_trace(mVcdFile, z2_digits_data_V_d0, "(port)z2_digits_data_V_d0");
    sc_trace(mVcdFile, cross_mul_digits_dat_address0, "(port)cross_mul_digits_dat_address0");
    sc_trace(mVcdFile, cross_mul_digits_dat_ce0, "(port)cross_mul_digits_dat_ce0");
    sc_trace(mVcdFile, cross_mul_digits_dat_we0, "(port)cross_mul_digits_dat_we0");
    sc_trace(mVcdFile, cross_mul_digits_dat_d0, "(port)cross_mul_digits_dat_d0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_address0, "(port)inter_lhs_digits_dat_address0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_ce0, "(port)inter_lhs_digits_dat_ce0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_we0, "(port)inter_lhs_digits_dat_we0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_d0, "(port)inter_lhs_digits_dat_d0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_address0, "(port)inter_rhs_digits_dat_address0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_ce0, "(port)inter_rhs_digits_dat_ce0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_we0, "(port)inter_rhs_digits_dat_we0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_d0, "(port)inter_rhs_digits_dat_d0");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
    sc_trace(mVcdFile, ap_return_2, "(port)ap_return_2");
    sc_trace(mVcdFile, ap_return_3, "(port)ap_return_3");
    sc_trace(mVcdFile, ap_return_4, "(port)ap_return_4");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i_0_i_reg_397, "i_0_i_reg_397");
    sc_trace(mVcdFile, i1_0_i_reg_408, "i1_0_i_reg_408");
    sc_trace(mVcdFile, i2_0_i_reg_420, "i2_0_i_reg_420");
    sc_trace(mVcdFile, i3_0_i_reg_431, "i3_0_i_reg_431");
    sc_trace(mVcdFile, i4_0_i_reg_443, "i4_0_i_reg_443");
    sc_trace(mVcdFile, i5_0_i_reg_454, "i5_0_i_reg_454");
    sc_trace(mVcdFile, i6_0_i_reg_465, "i6_0_i_reg_465");
    sc_trace(mVcdFile, reg_507, "reg_507");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln262_reg_715, "icmp_ln262_reg_715");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter2, "ap_block_state8_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln267_reg_736, "icmp_ln267_reg_736");
    sc_trace(mVcdFile, reg_512, "reg_512");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_block_state10_pp2_stage0_iter0, "ap_block_state10_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp2_stage0_iter1, "ap_block_state11_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp2_stage0_iter2, "ap_block_state12_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln272_reg_755, "icmp_ln272_reg_755");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage0, "ap_CS_fsm_pp3_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter1, "ap_enable_reg_pp3_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp3_stage0_iter0, "ap_block_state14_pp3_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp3_stage0_iter1, "ap_block_state15_pp3_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp3_stage0_iter2, "ap_block_state16_pp3_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp3_stage0_11001, "ap_block_pp3_stage0_11001");
    sc_trace(mVcdFile, icmp_ln277_reg_776, "icmp_ln277_reg_776");
    sc_trace(mVcdFile, p_read1_cast_i_fu_517_p1, "p_read1_cast_i_fu_517_p1");
    sc_trace(mVcdFile, p_read1_cast_i_reg_705, "p_read1_cast_i_reg_705");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, p_read_cast_i_fu_521_p1, "p_read_cast_i_fu_521_p1");
    sc_trace(mVcdFile, p_read_cast_i_reg_710, "p_read_cast_i_reg_710");
    sc_trace(mVcdFile, icmp_ln262_fu_525_p2, "icmp_ln262_fu_525_p2");
    sc_trace(mVcdFile, icmp_ln262_reg_715_pp0_iter1_reg, "icmp_ln262_reg_715_pp0_iter1_reg");
    sc_trace(mVcdFile, i_fu_531_p2, "i_fu_531_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln265_fu_537_p1, "zext_ln265_fu_537_p1");
    sc_trace(mVcdFile, zext_ln265_reg_724, "zext_ln265_reg_724");
    sc_trace(mVcdFile, zext_ln265_reg_724_pp0_iter1_reg, "zext_ln265_reg_724_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln267_fu_542_p2, "icmp_ln267_fu_542_p2");
    sc_trace(mVcdFile, icmp_ln267_reg_736_pp1_iter1_reg, "icmp_ln267_reg_736_pp1_iter1_reg");
    sc_trace(mVcdFile, i_5_fu_548_p2, "i_5_fu_548_p2");
    sc_trace(mVcdFile, i_5_reg_740, "i_5_reg_740");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, zext_ln270_1_fu_560_p1, "zext_ln270_1_fu_560_p1");
    sc_trace(mVcdFile, zext_ln270_1_reg_745, "zext_ln270_1_reg_745");
    sc_trace(mVcdFile, zext_ln270_1_reg_745_pp1_iter1_reg, "zext_ln270_1_reg_745_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln272_fu_571_p2, "icmp_ln272_fu_571_p2");
    sc_trace(mVcdFile, icmp_ln272_reg_755_pp2_iter1_reg, "icmp_ln272_reg_755_pp2_iter1_reg");
    sc_trace(mVcdFile, i_6_fu_577_p2, "i_6_fu_577_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, zext_ln275_fu_583_p1, "zext_ln275_fu_583_p1");
    sc_trace(mVcdFile, zext_ln275_reg_764, "zext_ln275_reg_764");
    sc_trace(mVcdFile, zext_ln275_reg_764_pp2_iter1_reg, "zext_ln275_reg_764_pp2_iter1_reg");
    sc_trace(mVcdFile, icmp_ln277_fu_588_p2, "icmp_ln277_fu_588_p2");
    sc_trace(mVcdFile, icmp_ln277_reg_776_pp3_iter1_reg, "icmp_ln277_reg_776_pp3_iter1_reg");
    sc_trace(mVcdFile, i_7_fu_594_p2, "i_7_fu_594_p2");
    sc_trace(mVcdFile, i_7_reg_780, "i_7_reg_780");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter0, "ap_enable_reg_pp3_iter0");
    sc_trace(mVcdFile, zext_ln280_1_fu_606_p1, "zext_ln280_1_fu_606_p1");
    sc_trace(mVcdFile, zext_ln280_1_reg_785, "zext_ln280_1_reg_785");
    sc_trace(mVcdFile, zext_ln280_1_reg_785_pp3_iter1_reg, "zext_ln280_1_reg_785_pp3_iter1_reg");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_return, "grp_mul_I_O_fu_485_ap_return");
    sc_trace(mVcdFile, z0_tmp_bits_i_reg_795, "z0_tmp_bits_i_reg_795");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_ready, "grp_mul_I_O_fu_485_ap_ready");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_done, "grp_mul_I_O_fu_485_ap_done");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_ready, "grp_mul_I_O_fu_496_ap_ready");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_done, "grp_mul_I_O_fu_496_ap_done");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_ready, "grp_karastuba_mul_templa_2_fu_476_ap_ready");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_done, "grp_karastuba_mul_templa_2_fu_476_ap_done");
    sc_trace(mVcdFile, ap_block_state18_on_subcall_done, "ap_block_state18_on_subcall_done");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_return, "grp_mul_I_O_fu_496_ap_return");
    sc_trace(mVcdFile, z2_tmp_bits_i_reg_800, "z2_tmp_bits_i_reg_800");
    sc_trace(mVcdFile, p_cross_mul_tmp_bits_fu_617_p1, "p_cross_mul_tmp_bits_fu_617_p1");
    sc_trace(mVcdFile, p_cross_mul_tmp_bits_reg_805, "p_cross_mul_tmp_bits_reg_805");
    sc_trace(mVcdFile, icmp_ln294_fu_621_p2, "icmp_ln294_fu_621_p2");
    sc_trace(mVcdFile, icmp_ln294_reg_810, "icmp_ln294_reg_810");
    sc_trace(mVcdFile, ap_CS_fsm_pp4_stage0, "ap_CS_fsm_pp4_stage0");
    sc_trace(mVcdFile, ap_block_state19_pp4_stage0_iter0, "ap_block_state19_pp4_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state20_pp4_stage0_iter1, "ap_block_state20_pp4_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state21_pp4_stage0_iter2, "ap_block_state21_pp4_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp4_stage0_11001, "ap_block_pp4_stage0_11001");
    sc_trace(mVcdFile, icmp_ln294_reg_810_pp4_iter1_reg, "icmp_ln294_reg_810_pp4_iter1_reg");
    sc_trace(mVcdFile, i_8_fu_627_p2, "i_8_fu_627_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter0, "ap_enable_reg_pp4_iter0");
    sc_trace(mVcdFile, zext_ln297_fu_633_p1, "zext_ln297_fu_633_p1");
    sc_trace(mVcdFile, zext_ln297_reg_819, "zext_ln297_reg_819");
    sc_trace(mVcdFile, zext_ln297_reg_819_pp4_iter1_reg, "zext_ln297_reg_819_pp4_iter1_reg");
    sc_trace(mVcdFile, res_digits_data_V_as_q0, "res_digits_data_V_as_q0");
    sc_trace(mVcdFile, res_digits_data_V_as_3_reg_829, "res_digits_data_V_as_3_reg_829");
    sc_trace(mVcdFile, icmp_ln300_fu_638_p2, "icmp_ln300_fu_638_p2");
    sc_trace(mVcdFile, icmp_ln300_reg_834, "icmp_ln300_reg_834");
    sc_trace(mVcdFile, ap_CS_fsm_pp5_stage0, "ap_CS_fsm_pp5_stage0");
    sc_trace(mVcdFile, ap_block_state23_pp5_stage0_iter0, "ap_block_state23_pp5_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state24_pp5_stage0_iter1, "ap_block_state24_pp5_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state25_pp5_stage0_iter2, "ap_block_state25_pp5_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp5_stage0_11001, "ap_block_pp5_stage0_11001");
    sc_trace(mVcdFile, icmp_ln300_reg_834_pp5_iter1_reg, "icmp_ln300_reg_834_pp5_iter1_reg");
    sc_trace(mVcdFile, i_9_fu_644_p2, "i_9_fu_644_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp5_iter0, "ap_enable_reg_pp5_iter0");
    sc_trace(mVcdFile, zext_ln303_fu_650_p1, "zext_ln303_fu_650_p1");
    sc_trace(mVcdFile, zext_ln303_reg_843, "zext_ln303_reg_843");
    sc_trace(mVcdFile, zext_ln303_reg_843_pp5_iter1_reg, "zext_ln303_reg_843_pp5_iter1_reg");
    sc_trace(mVcdFile, res_digits_data_V_as_1_q0, "res_digits_data_V_as_1_q0");
    sc_trace(mVcdFile, res_digits_data_V_as_5_reg_853, "res_digits_data_V_as_5_reg_853");
    sc_trace(mVcdFile, icmp_ln306_fu_655_p2, "icmp_ln306_fu_655_p2");
    sc_trace(mVcdFile, icmp_ln306_reg_858, "icmp_ln306_reg_858");
    sc_trace(mVcdFile, ap_CS_fsm_pp6_stage0, "ap_CS_fsm_pp6_stage0");
    sc_trace(mVcdFile, ap_block_state27_pp6_stage0_iter0, "ap_block_state27_pp6_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state28_pp6_stage0_iter1, "ap_block_state28_pp6_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state29_pp6_stage0_iter2, "ap_block_state29_pp6_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp6_stage0_11001, "ap_block_pp6_stage0_11001");
    sc_trace(mVcdFile, icmp_ln306_reg_858_pp6_iter1_reg, "icmp_ln306_reg_858_pp6_iter1_reg");
    sc_trace(mVcdFile, i_10_fu_661_p2, "i_10_fu_661_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp6_iter0, "ap_enable_reg_pp6_iter0");
    sc_trace(mVcdFile, zext_ln309_fu_667_p1, "zext_ln309_fu_667_p1");
    sc_trace(mVcdFile, zext_ln309_reg_867, "zext_ln309_reg_867");
    sc_trace(mVcdFile, zext_ln309_reg_867_pp6_iter1_reg, "zext_ln309_reg_867_pp6_iter1_reg");
    sc_trace(mVcdFile, p_cross_mul_digits_da_q0, "p_cross_mul_digits_da_q0");
    sc_trace(mVcdFile, p_cross_mul_digits_da_2_reg_877, "p_cross_mul_digits_da_2_reg_877");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state10, "ap_condition_pp2_exit_iter0_state10");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_block_pp3_stage0_subdone, "ap_block_pp3_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp3_exit_iter0_state14, "ap_condition_pp3_exit_iter0_state14");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter2, "ap_enable_reg_pp3_iter2");
    sc_trace(mVcdFile, ap_block_pp4_stage0_subdone, "ap_block_pp4_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp4_exit_iter0_state19, "ap_condition_pp4_exit_iter0_state19");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter1, "ap_enable_reg_pp4_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp4_iter2, "ap_enable_reg_pp4_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state22, "ap_CS_fsm_state22");
    sc_trace(mVcdFile, ap_block_pp5_stage0_subdone, "ap_block_pp5_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp5_exit_iter0_state23, "ap_condition_pp5_exit_iter0_state23");
    sc_trace(mVcdFile, ap_enable_reg_pp5_iter1, "ap_enable_reg_pp5_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp5_iter2, "ap_enable_reg_pp5_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state26, "ap_CS_fsm_state26");
    sc_trace(mVcdFile, ap_block_pp6_stage0_subdone, "ap_block_pp6_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp6_exit_iter0_state27, "ap_condition_pp6_exit_iter0_state27");
    sc_trace(mVcdFile, ap_enable_reg_pp6_iter1, "ap_enable_reg_pp6_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp6_iter2, "ap_enable_reg_pp6_iter2");
    sc_trace(mVcdFile, lhs0_digits_data_V_address0, "lhs0_digits_data_V_address0");
    sc_trace(mVcdFile, lhs0_digits_data_V_ce0, "lhs0_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs0_digits_data_V_we0, "lhs0_digits_data_V_we0");
    sc_trace(mVcdFile, lhs0_digits_data_V_q0, "lhs0_digits_data_V_q0");
    sc_trace(mVcdFile, lhs1_digits_data_V_address0, "lhs1_digits_data_V_address0");
    sc_trace(mVcdFile, lhs1_digits_data_V_ce0, "lhs1_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs1_digits_data_V_we0, "lhs1_digits_data_V_we0");
    sc_trace(mVcdFile, lhs1_digits_data_V_q0, "lhs1_digits_data_V_q0");
    sc_trace(mVcdFile, rhs0_digits_data_V_address0, "rhs0_digits_data_V_address0");
    sc_trace(mVcdFile, rhs0_digits_data_V_ce0, "rhs0_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs0_digits_data_V_we0, "rhs0_digits_data_V_we0");
    sc_trace(mVcdFile, rhs0_digits_data_V_q0, "rhs0_digits_data_V_q0");
    sc_trace(mVcdFile, rhs1_digits_data_V_address0, "rhs1_digits_data_V_address0");
    sc_trace(mVcdFile, rhs1_digits_data_V_ce0, "rhs1_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs1_digits_data_V_we0, "rhs1_digits_data_V_we0");
    sc_trace(mVcdFile, rhs1_digits_data_V_q0, "rhs1_digits_data_V_q0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_address0, "lhs0_tmp_digits_data_address0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_ce0, "lhs0_tmp_digits_data_ce0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_we0, "lhs0_tmp_digits_data_we0");
    sc_trace(mVcdFile, lhs0_tmp_digits_data_q0, "lhs0_tmp_digits_data_q0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_address0, "lhs1_tmp_digits_data_address0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_ce0, "lhs1_tmp_digits_data_ce0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_we0, "lhs1_tmp_digits_data_we0");
    sc_trace(mVcdFile, lhs1_tmp_digits_data_q0, "lhs1_tmp_digits_data_q0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_address0, "rhs0_tmp_digits_data_address0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_ce0, "rhs0_tmp_digits_data_ce0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_we0, "rhs0_tmp_digits_data_we0");
    sc_trace(mVcdFile, rhs0_tmp_digits_data_q0, "rhs0_tmp_digits_data_q0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_address0, "rhs1_tmp_digits_data_address0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_ce0, "rhs1_tmp_digits_data_ce0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_we0, "rhs1_tmp_digits_data_we0");
    sc_trace(mVcdFile, rhs1_tmp_digits_data_q0, "rhs1_tmp_digits_data_q0");
    sc_trace(mVcdFile, res_digits_data_V_as_address0, "res_digits_data_V_as_address0");
    sc_trace(mVcdFile, res_digits_data_V_as_ce0, "res_digits_data_V_as_ce0");
    sc_trace(mVcdFile, res_digits_data_V_as_we0, "res_digits_data_V_as_we0");
    sc_trace(mVcdFile, res_digits_data_V_as_1_address0, "res_digits_data_V_as_1_address0");
    sc_trace(mVcdFile, res_digits_data_V_as_1_ce0, "res_digits_data_V_as_1_ce0");
    sc_trace(mVcdFile, res_digits_data_V_as_1_we0, "res_digits_data_V_as_1_we0");
    sc_trace(mVcdFile, p_cross_mul_digits_da_address0, "p_cross_mul_digits_da_address0");
    sc_trace(mVcdFile, p_cross_mul_digits_da_ce0, "p_cross_mul_digits_da_ce0");
    sc_trace(mVcdFile, p_cross_mul_digits_da_we0, "p_cross_mul_digits_da_we0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_start, "grp_karastuba_mul_templa_2_fu_476_ap_start");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_idle, "grp_karastuba_mul_templa_2_fu_476_ap_idle");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0, "grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0, "grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0, "grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0, "grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0, "grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0, "grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0, "grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0, "grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0, "grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0, "grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0, "grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_d0, "grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_d0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_return, "grp_karastuba_mul_templa_2_fu_476_ap_return");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_start, "grp_mul_I_O_fu_485_ap_start");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_idle, "grp_mul_I_O_fu_485_ap_idle");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_u_digits_data_V_address0, "grp_mul_I_O_fu_485_u_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_u_digits_data_V_ce0, "grp_mul_I_O_fu_485_u_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_v_digits_data_V_address0, "grp_mul_I_O_fu_485_v_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_v_digits_data_V_ce0, "grp_mul_I_O_fu_485_v_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_w_digits_data_V_address0, "grp_mul_I_O_fu_485_w_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_w_digits_data_V_ce0, "grp_mul_I_O_fu_485_w_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_w_digits_data_V_we0, "grp_mul_I_O_fu_485_w_digits_data_V_we0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_w_digits_data_V_d0, "grp_mul_I_O_fu_485_w_digits_data_V_d0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_start, "grp_mul_I_O_fu_496_ap_start");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_idle, "grp_mul_I_O_fu_496_ap_idle");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_u_digits_data_V_address0, "grp_mul_I_O_fu_496_u_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_u_digits_data_V_ce0, "grp_mul_I_O_fu_496_u_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_v_digits_data_V_address0, "grp_mul_I_O_fu_496_v_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_v_digits_data_V_ce0, "grp_mul_I_O_fu_496_v_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_w_digits_data_V_address0, "grp_mul_I_O_fu_496_w_digits_data_V_address0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_w_digits_data_V_ce0, "grp_mul_I_O_fu_496_w_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_w_digits_data_V_we0, "grp_mul_I_O_fu_496_w_digits_data_V_we0");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_w_digits_data_V_d0, "grp_mul_I_O_fu_496_w_digits_data_V_d0");
    sc_trace(mVcdFile, ap_phi_mux_i1_0_i_phi_fu_412_p4, "ap_phi_mux_i1_0_i_phi_fu_412_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i3_0_i_phi_fu_435_p4, "ap_phi_mux_i3_0_i_phi_fu_435_p4");
    sc_trace(mVcdFile, ap_block_pp3_stage0, "ap_block_pp3_stage0");
    sc_trace(mVcdFile, grp_karastuba_mul_templa_2_fu_476_ap_start_reg, "grp_karastuba_mul_templa_2_fu_476_ap_start_reg");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, grp_mul_I_O_fu_485_ap_start_reg, "grp_mul_I_O_fu_485_ap_start_reg");
    sc_trace(mVcdFile, grp_mul_I_O_fu_496_ap_start_reg, "grp_mul_I_O_fu_496_ap_start_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln270_fu_565_p1, "zext_ln270_fu_565_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, zext_ln280_fu_611_p1, "zext_ln280_fu_611_p1");
    sc_trace(mVcdFile, ap_block_pp4_stage0, "ap_block_pp4_stage0");
    sc_trace(mVcdFile, ap_block_pp5_stage0, "ap_block_pp5_stage0");
    sc_trace(mVcdFile, ap_block_pp6_stage0, "ap_block_pp6_stage0");
    sc_trace(mVcdFile, xor_ln270_fu_554_p2, "xor_ln270_fu_554_p2");
    sc_trace(mVcdFile, xor_ln280_fu_600_p2, "xor_ln280_fu_600_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state30, "ap_CS_fsm_state30");
    sc_trace(mVcdFile, zext_ln312_fu_672_p1, "zext_ln312_fu_672_p1");
    sc_trace(mVcdFile, zext_ln312_1_fu_681_p1, "zext_ln312_1_fu_681_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_idle_pp3, "ap_idle_pp3");
    sc_trace(mVcdFile, ap_enable_pp3, "ap_enable_pp3");
    sc_trace(mVcdFile, ap_idle_pp4, "ap_idle_pp4");
    sc_trace(mVcdFile, ap_enable_pp4, "ap_enable_pp4");
    sc_trace(mVcdFile, ap_idle_pp5, "ap_idle_pp5");
    sc_trace(mVcdFile, ap_enable_pp5, "ap_enable_pp5");
    sc_trace(mVcdFile, ap_idle_pp6, "ap_idle_pp6");
    sc_trace(mVcdFile, ap_enable_pp6, "ap_enable_pp6");
#endif

    }
}

karastuba_mul_MUL_st_2::~karastuba_mul_MUL_st_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete lhs0_digits_data_V_U;
    delete lhs1_digits_data_V_U;
    delete rhs0_digits_data_V_U;
    delete rhs1_digits_data_V_U;
    delete lhs0_tmp_digits_data_U;
    delete lhs1_tmp_digits_data_U;
    delete rhs0_tmp_digits_data_U;
    delete rhs1_tmp_digits_data_U;
    delete res_digits_data_V_as_U;
    delete res_digits_data_V_as_1_U;
    delete p_cross_mul_digits_da_U;
    delete grp_karastuba_mul_templa_2_fu_476;
    delete grp_mul_I_O_fu_485;
    delete grp_mul_I_O_fu_496;
}

void karastuba_mul_MUL_st_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv2_0;
}

void karastuba_mul_MUL_st_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state30.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state10.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state10.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state10.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
            ap_enable_reg_pp2_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state14.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state14.read())) {
                ap_enable_reg_pp3_iter1 = (ap_condition_pp3_exit_iter0_state14.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp3_iter1 = ap_enable_reg_pp3_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter2 = ap_enable_reg_pp3_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_enable_reg_pp3_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp4_exit_iter0_state19.read()))) {
            ap_enable_reg_pp4_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                    esl_seteq<1,1,1>(ap_block_state18_on_subcall_done.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp4_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp4_exit_iter0_state19.read())) {
                ap_enable_reg_pp4_iter1 = (ap_condition_pp4_exit_iter0_state19.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp4_iter1 = ap_enable_reg_pp4_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp4_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp4_iter2 = ap_enable_reg_pp4_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                    esl_seteq<1,1,1>(ap_block_state18_on_subcall_done.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp4_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp5_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp5_exit_iter0_state23.read()))) {
            ap_enable_reg_pp5_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp5_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp5_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp5_exit_iter0_state23.read())) {
                ap_enable_reg_pp5_iter1 = (ap_condition_pp5_exit_iter0_state23.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp5_iter1 = ap_enable_reg_pp5_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp5_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp5_iter2 = ap_enable_reg_pp5_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp5_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp6_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp6_exit_iter0_state27.read()))) {
            ap_enable_reg_pp6_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state26.read())) {
            ap_enable_reg_pp6_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp6_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp6_exit_iter0_state27.read())) {
                ap_enable_reg_pp6_iter1 = (ap_condition_pp6_exit_iter0_state27.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp6_iter1 = ap_enable_reg_pp6_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp6_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp6_iter2 = ap_enable_reg_pp6_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state26.read())) {
            ap_enable_reg_pp6_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_karastuba_mul_templa_2_fu_476_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
            grp_karastuba_mul_templa_2_fu_476_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_karastuba_mul_templa_2_fu_476_ap_ready.read())) {
            grp_karastuba_mul_templa_2_fu_476_ap_start_reg = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_mul_I_O_fu_485_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
            grp_mul_I_O_fu_485_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_mul_I_O_fu_485_ap_ready.read())) {
            grp_mul_I_O_fu_485_ap_start_reg = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_mul_I_O_fu_496_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
            grp_mul_I_O_fu_496_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_mul_I_O_fu_496_ap_ready.read())) {
            grp_mul_I_O_fu_496_ap_start_reg = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i1_0_i_reg_408 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736.read()))) {
        i1_0_i_reg_408 = i_5_reg_740.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        i2_0_i_reg_420 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_fu_571_p2.read()))) {
        i2_0_i_reg_420 = i_6_fu_577_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        i3_0_i_reg_431 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776.read()))) {
        i3_0_i_reg_431 = i_7_reg_780.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln294_fu_621_p2.read()))) {
        i4_0_i_reg_443 = i_8_fu_627_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
                esl_seteq<1,1,1>(ap_block_state18_on_subcall_done.read(), ap_const_boolean_0))) {
        i4_0_i_reg_443 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
        i5_0_i_reg_454 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln300_fu_638_p2.read()))) {
        i5_0_i_reg_454 = i_9_fu_644_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state26.read())) {
        i6_0_i_reg_465 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln306_fu_655_p2.read()))) {
        i6_0_i_reg_465 = i_10_fu_661_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln262_fu_525_p2.read()))) {
        i_0_i_reg_397 = i_fu_531_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_i_reg_397 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        i_5_reg_740 = i_5_fu_548_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()))) {
        i_7_reg_780 = i_7_fu_594_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln262_reg_715 = icmp_ln262_fu_525_p2.read();
        icmp_ln262_reg_715_pp0_iter1_reg = icmp_ln262_reg_715.read();
        zext_ln265_reg_724_pp0_iter1_reg = zext_ln265_reg_724.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln267_reg_736 = icmp_ln267_fu_542_p2.read();
        icmp_ln267_reg_736_pp1_iter1_reg = icmp_ln267_reg_736.read();
        zext_ln270_1_reg_745_pp1_iter1_reg = zext_ln270_1_reg_745.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln272_reg_755 = icmp_ln272_fu_571_p2.read();
        icmp_ln272_reg_755_pp2_iter1_reg = icmp_ln272_reg_755.read();
        zext_ln275_reg_764_pp2_iter1_reg = zext_ln275_reg_764.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln277_reg_776 = icmp_ln277_fu_588_p2.read();
        icmp_ln277_reg_776_pp3_iter1_reg = icmp_ln277_reg_776.read();
        zext_ln280_1_reg_785_pp3_iter1_reg = zext_ln280_1_reg_785.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln294_reg_810 = icmp_ln294_fu_621_p2.read();
        icmp_ln294_reg_810_pp4_iter1_reg = icmp_ln294_reg_810.read();
        zext_ln297_reg_819_pp4_iter1_reg = zext_ln297_reg_819.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln300_reg_834 = icmp_ln300_fu_638_p2.read();
        icmp_ln300_reg_834_pp5_iter1_reg = icmp_ln300_reg_834.read();
        zext_ln303_reg_843_pp5_iter1_reg = zext_ln303_reg_843.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln306_reg_858 = icmp_ln306_fu_655_p2.read();
        icmp_ln306_reg_858_pp6_iter1_reg = icmp_ln306_reg_858.read();
        zext_ln309_reg_867_pp6_iter1_reg = zext_ln309_reg_867.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln306_reg_858.read()))) {
        p_cross_mul_digits_da_2_reg_877 = p_cross_mul_digits_da_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && esl_seteq<1,1,1>(ap_block_state18_on_subcall_done.read(), ap_const_boolean_0))) {
        p_cross_mul_tmp_bits_reg_805 = p_cross_mul_tmp_bits_fu_617_p1.read();
        z0_tmp_bits_i_reg_795 = grp_mul_I_O_fu_485_ap_return.read();
        z2_tmp_bits_i_reg_800 = grp_mul_I_O_fu_496_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_read1_cast_i_reg_705 = p_read1_cast_i_fu_517_p1.read();
        p_read_cast_i_reg_710 = p_read_cast_i_fu_521_p1.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln262_reg_715.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736.read())))) {
        reg_507 = lhs_digits_data_V_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_reg_755.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776.read())))) {
        reg_512 = rhs_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln294_reg_810.read()))) {
        res_digits_data_V_as_3_reg_829 = res_digits_data_V_as_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln300_reg_834.read()))) {
        res_digits_data_V_as_5_reg_853 = res_digits_data_V_as_1_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln262_fu_525_p2.read()))) {
        zext_ln265_reg_724 = zext_ln265_fu_537_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_fu_542_p2.read()))) {
        zext_ln270_1_reg_745 = zext_ln270_1_fu_560_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_fu_571_p2.read()))) {
        zext_ln275_reg_764 = zext_ln275_fu_583_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_fu_588_p2.read()))) {
        zext_ln280_1_reg_785 = zext_ln280_1_fu_606_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln294_fu_621_p2.read()))) {
        zext_ln297_reg_819 = zext_ln297_fu_633_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln300_fu_638_p2.read()))) {
        zext_ln303_reg_843 = zext_ln303_fu_650_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln306_fu_655_p2.read()))) {
        zext_ln309_reg_867 = zext_ln309_fu_667_p1.read();
    }
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[5];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp3_stage0() {
    ap_CS_fsm_pp3_stage0 = ap_CS_fsm.read()[7];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp4_stage0() {
    ap_CS_fsm_pp4_stage0 = ap_CS_fsm.read()[10];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp5_stage0() {
    ap_CS_fsm_pp5_stage0 = ap_CS_fsm.read()[12];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_pp6_stage0() {
    ap_CS_fsm_pp6_stage0 = ap_CS_fsm.read()[14];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[8];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[9];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state22() {
    ap_CS_fsm_state22 = ap_CS_fsm.read()[11];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state26() {
    ap_CS_fsm_state26 = ap_CS_fsm.read()[13];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state30() {
    ap_CS_fsm_state30 = ap_CS_fsm.read()[15];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void karastuba_mul_MUL_st_2::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[4];
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp3_stage0() {
    ap_block_pp3_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp3_stage0_11001() {
    ap_block_pp3_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp3_stage0_subdone() {
    ap_block_pp3_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp4_stage0() {
    ap_block_pp4_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp4_stage0_11001() {
    ap_block_pp4_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp4_stage0_subdone() {
    ap_block_pp4_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp5_stage0() {
    ap_block_pp5_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp5_stage0_11001() {
    ap_block_pp5_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp5_stage0_subdone() {
    ap_block_pp5_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp6_stage0() {
    ap_block_pp6_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp6_stage0_11001() {
    ap_block_pp6_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_pp6_stage0_subdone() {
    ap_block_pp6_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void karastuba_mul_MUL_st_2::thread_ap_block_state10_pp2_stage0_iter0() {
    ap_block_state10_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state11_pp2_stage0_iter1() {
    ap_block_state11_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state12_pp2_stage0_iter2() {
    ap_block_state12_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state14_pp3_stage0_iter0() {
    ap_block_state14_pp3_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state15_pp3_stage0_iter1() {
    ap_block_state15_pp3_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state16_pp3_stage0_iter2() {
    ap_block_state16_pp3_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state18_on_subcall_done() {
    ap_block_state18_on_subcall_done = (esl_seteq<1,1,1>(ap_const_logic_0, grp_mul_I_O_fu_485_ap_done.read()) || esl_seteq<1,1,1>(ap_const_logic_0, grp_mul_I_O_fu_496_ap_done.read()) || esl_seteq<1,1,1>(ap_const_logic_0, grp_karastuba_mul_templa_2_fu_476_ap_done.read()));
}

void karastuba_mul_MUL_st_2::thread_ap_block_state19_pp4_stage0_iter0() {
    ap_block_state19_pp4_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state20_pp4_stage0_iter1() {
    ap_block_state20_pp4_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state21_pp4_stage0_iter2() {
    ap_block_state21_pp4_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state23_pp5_stage0_iter0() {
    ap_block_state23_pp5_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state24_pp5_stage0_iter1() {
    ap_block_state24_pp5_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state25_pp5_stage0_iter2() {
    ap_block_state25_pp5_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state27_pp6_stage0_iter0() {
    ap_block_state27_pp6_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state28_pp6_stage0_iter1() {
    ap_block_state28_pp6_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state29_pp6_stage0_iter2() {
    ap_block_state29_pp6_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_block_state8_pp1_stage0_iter2() {
    ap_block_state8_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln262_fu_525_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln267_fu_542_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp2_exit_iter0_state10() {
    if (esl_seteq<1,1,1>(icmp_ln272_fu_571_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state10 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state10 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp3_exit_iter0_state14() {
    if (esl_seteq<1,1,1>(icmp_ln277_fu_588_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp3_exit_iter0_state14 = ap_const_logic_1;
    } else {
        ap_condition_pp3_exit_iter0_state14 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp4_exit_iter0_state19() {
    if (esl_seteq<1,1,1>(icmp_ln294_fu_621_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp4_exit_iter0_state19 = ap_const_logic_1;
    } else {
        ap_condition_pp4_exit_iter0_state19 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp5_exit_iter0_state23() {
    if (esl_seteq<1,1,1>(icmp_ln300_fu_638_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp5_exit_iter0_state23 = ap_const_logic_1;
    } else {
        ap_condition_pp5_exit_iter0_state23 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_condition_pp6_exit_iter0_state27() {
    if (esl_seteq<1,1,1>(icmp_ln306_fu_655_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp6_exit_iter0_state27 = ap_const_logic_1;
    } else {
        ap_condition_pp6_exit_iter0_state27 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state30.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp3() {
    ap_enable_pp3 = (ap_idle_pp3.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp4() {
    ap_enable_pp4 = (ap_idle_pp4.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp5() {
    ap_enable_pp5 = (ap_idle_pp5.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_enable_pp6() {
    ap_enable_pp6 = (ap_idle_pp6.read() ^ ap_const_logic_1);
}

void karastuba_mul_MUL_st_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter2.read()))) {
        ap_idle_pp3 = ap_const_logic_1;
    } else {
        ap_idle_pp3 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp4_iter2.read()))) {
        ap_idle_pp4 = ap_const_logic_1;
    } else {
        ap_idle_pp4 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp5() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp5_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp5_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp5_iter2.read()))) {
        ap_idle_pp5 = ap_const_logic_1;
    } else {
        ap_idle_pp5 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_idle_pp6() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp6_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp6_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp6_iter2.read()))) {
        ap_idle_pp6 = ap_const_logic_1;
    } else {
        ap_idle_pp6 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_phi_mux_i1_0_i_phi_fu_412_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i1_0_i_phi_fu_412_p4 = i_5_reg_740.read();
    } else {
        ap_phi_mux_i1_0_i_phi_fu_412_p4 = i1_0_i_reg_408.read();
    }
}

void karastuba_mul_MUL_st_2::thread_ap_phi_mux_i3_0_i_phi_fu_435_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i3_0_i_phi_fu_435_p4 = i_7_reg_780.read();
    } else {
        ap_phi_mux_i3_0_i_phi_fu_435_p4 = i3_0_i_reg_431.read();
    }
}

void karastuba_mul_MUL_st_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state30.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_ap_return_0() {
    ap_return_0 = zext_ln312_fu_672_p1.read();
}

void karastuba_mul_MUL_st_2::thread_ap_return_1() {
    ap_return_1 = zext_ln312_1_fu_681_p1.read();
}

void karastuba_mul_MUL_st_2::thread_ap_return_2() {
    ap_return_2 = p_cross_mul_tmp_bits_reg_805.read();
}

void karastuba_mul_MUL_st_2::thread_ap_return_3() {
    ap_return_3 = p_read_cast_i_reg_710.read();
}

void karastuba_mul_MUL_st_2::thread_ap_return_4() {
    ap_return_4 = p_read1_cast_i_reg_705.read();
}

void karastuba_mul_MUL_st_2::thread_cross_mul_digits_dat_address0() {
    cross_mul_digits_dat_address0 =  (sc_lv<4>) (zext_ln309_reg_867_pp6_iter1_reg.read());
}

void karastuba_mul_MUL_st_2::thread_cross_mul_digits_dat_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter2.read()))) {
        cross_mul_digits_dat_ce0 = ap_const_logic_1;
    } else {
        cross_mul_digits_dat_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_cross_mul_digits_dat_d0() {
    cross_mul_digits_dat_d0 = p_cross_mul_digits_da_2_reg_877.read();
}

void karastuba_mul_MUL_st_2::thread_cross_mul_digits_dat_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln306_reg_858_pp6_iter1_reg.read()))) {
        cross_mul_digits_dat_we0 = ap_const_logic_1;
    } else {
        cross_mul_digits_dat_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_grp_karastuba_mul_templa_2_fu_476_ap_start() {
    grp_karastuba_mul_templa_2_fu_476_ap_start = grp_karastuba_mul_templa_2_fu_476_ap_start_reg.read();
}

void karastuba_mul_MUL_st_2::thread_grp_mul_I_O_fu_485_ap_start() {
    grp_mul_I_O_fu_485_ap_start = grp_mul_I_O_fu_485_ap_start_reg.read();
}

void karastuba_mul_MUL_st_2::thread_grp_mul_I_O_fu_496_ap_start() {
    grp_mul_I_O_fu_496_ap_start = grp_mul_I_O_fu_496_ap_start_reg.read();
}

void karastuba_mul_MUL_st_2::thread_i_10_fu_661_p2() {
    i_10_fu_661_p2 = (!i6_0_i_reg_465.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i6_0_i_reg_465.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void karastuba_mul_MUL_st_2::thread_i_5_fu_548_p2() {
    i_5_fu_548_p2 = (!ap_phi_mux_i1_0_i_phi_fu_412_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i1_0_i_phi_fu_412_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_MUL_st_2::thread_i_6_fu_577_p2() {
    i_6_fu_577_p2 = (!i2_0_i_reg_420.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i2_0_i_reg_420.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_MUL_st_2::thread_i_7_fu_594_p2() {
    i_7_fu_594_p2 = (!ap_phi_mux_i3_0_i_phi_fu_435_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i3_0_i_phi_fu_435_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_MUL_st_2::thread_i_8_fu_627_p2() {
    i_8_fu_627_p2 = (!i4_0_i_reg_443.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i4_0_i_reg_443.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void karastuba_mul_MUL_st_2::thread_i_9_fu_644_p2() {
    i_9_fu_644_p2 = (!i5_0_i_reg_454.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i5_0_i_reg_454.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void karastuba_mul_MUL_st_2::thread_i_fu_531_p2() {
    i_fu_531_p2 = (!i_0_i_reg_397.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_i_reg_397.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void karastuba_mul_MUL_st_2::thread_icmp_ln262_fu_525_p2() {
    icmp_ln262_fu_525_p2 = (!i_0_i_reg_397.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i_reg_397.read() == ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln267_fu_542_p2() {
    icmp_ln267_fu_542_p2 = (!ap_phi_mux_i1_0_i_phi_fu_412_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i1_0_i_phi_fu_412_p4.read() == ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln272_fu_571_p2() {
    icmp_ln272_fu_571_p2 = (!i2_0_i_reg_420.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i2_0_i_reg_420.read() == ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln277_fu_588_p2() {
    icmp_ln277_fu_588_p2 = (!ap_phi_mux_i3_0_i_phi_fu_435_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i3_0_i_phi_fu_435_p4.read() == ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln294_fu_621_p2() {
    icmp_ln294_fu_621_p2 = (!i4_0_i_reg_443.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i4_0_i_reg_443.read() == ap_const_lv5_10);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln300_fu_638_p2() {
    icmp_ln300_fu_638_p2 = (!i5_0_i_reg_454.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i5_0_i_reg_454.read() == ap_const_lv5_10);
}

void karastuba_mul_MUL_st_2::thread_icmp_ln306_fu_655_p2() {
    icmp_ln306_fu_655_p2 = (!i6_0_i_reg_465.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i6_0_i_reg_465.read() == ap_const_lv5_10);
}

void karastuba_mul_MUL_st_2::thread_inter_lhs_digits_dat_address0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()))) {
        inter_lhs_digits_dat_address0 =  (sc_lv<4>) (zext_ln270_1_reg_745_pp1_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        inter_lhs_digits_dat_address0 =  (sc_lv<4>) (zext_ln265_reg_724_pp0_iter1_reg.read());
    } else {
        inter_lhs_digits_dat_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_inter_lhs_digits_dat_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())))) {
        inter_lhs_digits_dat_ce0 = ap_const_logic_1;
    } else {
        inter_lhs_digits_dat_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_inter_lhs_digits_dat_d0() {
    inter_lhs_digits_dat_d0 = reg_507.read();
}

void karastuba_mul_MUL_st_2::thread_inter_lhs_digits_dat_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln262_reg_715_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736_pp1_iter1_reg.read())))) {
        inter_lhs_digits_dat_we0 = ap_const_logic_1;
    } else {
        inter_lhs_digits_dat_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_inter_rhs_digits_dat_address0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        inter_rhs_digits_dat_address0 =  (sc_lv<4>) (zext_ln280_1_reg_785_pp3_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()))) {
        inter_rhs_digits_dat_address0 =  (sc_lv<4>) (zext_ln275_reg_764_pp2_iter1_reg.read());
    } else {
        inter_rhs_digits_dat_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_inter_rhs_digits_dat_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read())))) {
        inter_rhs_digits_dat_ce0 = ap_const_logic_1;
    } else {
        inter_rhs_digits_dat_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_inter_rhs_digits_dat_d0() {
    inter_rhs_digits_dat_d0 = reg_512.read();
}

void karastuba_mul_MUL_st_2::thread_inter_rhs_digits_dat_we0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_reg_755_pp2_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776_pp3_iter1_reg.read())))) {
        inter_rhs_digits_dat_we0 = ap_const_logic_1;
    } else {
        inter_rhs_digits_dat_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        lhs0_digits_data_V_address0 =  (sc_lv<3>) (zext_ln265_reg_724.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs0_digits_data_V_address0 = grp_mul_I_O_fu_485_u_digits_data_V_address0.read();
    } else {
        lhs0_digits_data_V_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        lhs0_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs0_digits_data_V_ce0 = grp_mul_I_O_fu_485_u_digits_data_V_ce0.read();
    } else {
        lhs0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln262_reg_715.read(), ap_const_lv1_0))) {
        lhs0_digits_data_V_we0 = ap_const_logic_1;
    } else {
        lhs0_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_tmp_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        lhs0_tmp_digits_data_address0 =  (sc_lv<3>) (zext_ln265_reg_724.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs0_tmp_digits_data_address0 = grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0.read();
    } else {
        lhs0_tmp_digits_data_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_tmp_digits_data_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        lhs0_tmp_digits_data_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs0_tmp_digits_data_ce0 = grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0.read();
    } else {
        lhs0_tmp_digits_data_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs0_tmp_digits_data_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln262_reg_715.read(), ap_const_lv1_0))) {
        lhs0_tmp_digits_data_we0 = ap_const_logic_1;
    } else {
        lhs0_tmp_digits_data_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        lhs1_digits_data_V_address0 =  (sc_lv<3>) (zext_ln270_fu_565_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs1_digits_data_V_address0 = grp_mul_I_O_fu_496_u_digits_data_V_address0.read();
    } else {
        lhs1_digits_data_V_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        lhs1_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs1_digits_data_V_ce0 = grp_mul_I_O_fu_496_u_digits_data_V_ce0.read();
    } else {
        lhs1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736.read()))) {
        lhs1_digits_data_V_we0 = ap_const_logic_1;
    } else {
        lhs1_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_tmp_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        lhs1_tmp_digits_data_address0 =  (sc_lv<3>) (zext_ln270_fu_565_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs1_tmp_digits_data_address0 = grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0.read();
    } else {
        lhs1_tmp_digits_data_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_tmp_digits_data_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        lhs1_tmp_digits_data_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        lhs1_tmp_digits_data_ce0 = grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0.read();
    } else {
        lhs1_tmp_digits_data_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs1_tmp_digits_data_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln267_reg_736.read()))) {
        lhs1_tmp_digits_data_we0 = ap_const_logic_1;
    } else {
        lhs1_tmp_digits_data_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_lhs_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        lhs_digits_data_V_address0 =  (sc_lv<4>) (zext_ln270_1_fu_560_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        lhs_digits_data_V_address0 =  (sc_lv<4>) (zext_ln265_fu_537_p1.read());
    } else {
        lhs_digits_data_V_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_lhs_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        lhs_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        lhs_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_p_cross_mul_digits_da_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp6_stage0.read(), ap_const_boolean_0))) {
        p_cross_mul_digits_da_address0 =  (sc_lv<4>) (zext_ln309_fu_667_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        p_cross_mul_digits_da_address0 = grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0.read();
    } else {
        p_cross_mul_digits_da_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_p_cross_mul_digits_da_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp6_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp6_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter0.read()))) {
        p_cross_mul_digits_da_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        p_cross_mul_digits_da_ce0 = grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0.read();
    } else {
        p_cross_mul_digits_da_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_p_cross_mul_digits_da_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        p_cross_mul_digits_da_we0 = grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0.read();
    } else {
        p_cross_mul_digits_da_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_p_cross_mul_tmp_bits_fu_617_p1() {
    p_cross_mul_tmp_bits_fu_617_p1 = esl_zext<32,4>(grp_karastuba_mul_templa_2_fu_476_ap_return.read());
}

void karastuba_mul_MUL_st_2::thread_p_read1_cast_i_fu_517_p1() {
    p_read1_cast_i_fu_517_p1 = esl_zext<32,2>(rhs_tmp_bits_read.read());
}

void karastuba_mul_MUL_st_2::thread_p_read_cast_i_fu_521_p1() {
    p_read_cast_i_fu_521_p1 = esl_zext<32,2>(lhs_tmp_bits_read.read());
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp5_stage0.read(), ap_const_boolean_0))) {
        res_digits_data_V_as_1_address0 =  (sc_lv<4>) (zext_ln303_fu_650_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_1_address0 = grp_mul_I_O_fu_496_w_digits_data_V_address0.read();
    } else {
        res_digits_data_V_as_1_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp5_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter0.read()))) {
        res_digits_data_V_as_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_1_ce0 = grp_mul_I_O_fu_496_w_digits_data_V_ce0.read();
    } else {
        res_digits_data_V_as_1_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_1_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_1_we0 = grp_mul_I_O_fu_496_w_digits_data_V_we0.read();
    } else {
        res_digits_data_V_as_1_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp4_stage0.read(), ap_const_boolean_0))) {
        res_digits_data_V_as_address0 =  (sc_lv<4>) (zext_ln297_fu_633_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_address0 = grp_mul_I_O_fu_485_w_digits_data_V_address0.read();
    } else {
        res_digits_data_V_as_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp4_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()))) {
        res_digits_data_V_as_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_ce0 = grp_mul_I_O_fu_485_w_digits_data_V_ce0.read();
    } else {
        res_digits_data_V_as_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_res_digits_data_V_as_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        res_digits_data_V_as_we0 = grp_mul_I_O_fu_485_w_digits_data_V_we0.read();
    } else {
        res_digits_data_V_as_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        rhs0_digits_data_V_address0 =  (sc_lv<3>) (zext_ln275_reg_764.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs0_digits_data_V_address0 = grp_mul_I_O_fu_485_v_digits_data_V_address0.read();
    } else {
        rhs0_digits_data_V_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        rhs0_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs0_digits_data_V_ce0 = grp_mul_I_O_fu_485_v_digits_data_V_ce0.read();
    } else {
        rhs0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_reg_755.read()))) {
        rhs0_digits_data_V_we0 = ap_const_logic_1;
    } else {
        rhs0_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_tmp_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        rhs0_tmp_digits_data_address0 =  (sc_lv<3>) (zext_ln275_reg_764.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs0_tmp_digits_data_address0 = grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0.read();
    } else {
        rhs0_tmp_digits_data_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_tmp_digits_data_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        rhs0_tmp_digits_data_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs0_tmp_digits_data_ce0 = grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0.read();
    } else {
        rhs0_tmp_digits_data_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs0_tmp_digits_data_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln272_reg_755.read()))) {
        rhs0_tmp_digits_data_we0 = ap_const_logic_1;
    } else {
        rhs0_tmp_digits_data_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        rhs1_digits_data_V_address0 =  (sc_lv<3>) (zext_ln280_fu_611_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs1_digits_data_V_address0 = grp_mul_I_O_fu_496_v_digits_data_V_address0.read();
    } else {
        rhs1_digits_data_V_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        rhs1_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs1_digits_data_V_ce0 = grp_mul_I_O_fu_496_v_digits_data_V_ce0.read();
    } else {
        rhs1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776.read()))) {
        rhs1_digits_data_V_we0 = ap_const_logic_1;
    } else {
        rhs1_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_tmp_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        rhs1_tmp_digits_data_address0 =  (sc_lv<3>) (zext_ln280_fu_611_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs1_tmp_digits_data_address0 = grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0.read();
    } else {
        rhs1_tmp_digits_data_address0 =  (sc_lv<3>) ("XXX");
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_tmp_digits_data_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        rhs1_tmp_digits_data_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        rhs1_tmp_digits_data_ce0 = grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0.read();
    } else {
        rhs1_tmp_digits_data_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs1_tmp_digits_data_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln277_reg_776.read()))) {
        rhs1_tmp_digits_data_we0 = ap_const_logic_1;
    } else {
        rhs1_tmp_digits_data_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_rhs_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        rhs_digits_data_V_address0 =  (sc_lv<4>) (zext_ln280_1_fu_606_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        rhs_digits_data_V_address0 =  (sc_lv<4>) (zext_ln275_fu_583_p1.read());
    } else {
        rhs_digits_data_V_address0 = "XXXX";
    }
}

void karastuba_mul_MUL_st_2::thread_rhs_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read())))) {
        rhs_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        rhs_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_xor_ln270_fu_554_p2() {
    xor_ln270_fu_554_p2 = (ap_phi_mux_i1_0_i_phi_fu_412_p4.read() ^ ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_xor_ln280_fu_600_p2() {
    xor_ln280_fu_600_p2 = (ap_phi_mux_i3_0_i_phi_fu_435_p4.read() ^ ap_const_lv4_8);
}

void karastuba_mul_MUL_st_2::thread_z0_digits_data_V_address0() {
    z0_digits_data_V_address0 =  (sc_lv<4>) (zext_ln297_reg_819_pp4_iter1_reg.read());
}

void karastuba_mul_MUL_st_2::thread_z0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()))) {
        z0_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        z0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_z0_digits_data_V_d0() {
    z0_digits_data_V_d0 = res_digits_data_V_as_3_reg_829.read();
}

void karastuba_mul_MUL_st_2::thread_z0_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp4_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln294_reg_810_pp4_iter1_reg.read()))) {
        z0_digits_data_V_we0 = ap_const_logic_1;
    } else {
        z0_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_z2_digits_data_V_address0() {
    z2_digits_data_V_address0 =  (sc_lv<4>) (zext_ln303_reg_843_pp5_iter1_reg.read());
}

void karastuba_mul_MUL_st_2::thread_z2_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter2.read()))) {
        z2_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        z2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_z2_digits_data_V_d0() {
    z2_digits_data_V_d0 = res_digits_data_V_as_5_reg_853.read();
}

void karastuba_mul_MUL_st_2::thread_z2_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp5_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln300_reg_834_pp5_iter1_reg.read()))) {
        z2_digits_data_V_we0 = ap_const_logic_1;
    } else {
        z2_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_MUL_st_2::thread_zext_ln265_fu_537_p1() {
    zext_ln265_fu_537_p1 = esl_zext<64,4>(i_0_i_reg_397.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln270_1_fu_560_p1() {
    zext_ln270_1_fu_560_p1 = esl_zext<64,4>(xor_ln270_fu_554_p2.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln270_fu_565_p1() {
    zext_ln270_fu_565_p1 = esl_zext<64,4>(i1_0_i_reg_408.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln275_fu_583_p1() {
    zext_ln275_fu_583_p1 = esl_zext<64,4>(i2_0_i_reg_420.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln280_1_fu_606_p1() {
    zext_ln280_1_fu_606_p1 = esl_zext<64,4>(xor_ln280_fu_600_p2.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln280_fu_611_p1() {
    zext_ln280_fu_611_p1 = esl_zext<64,4>(i3_0_i_reg_431.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln297_fu_633_p1() {
    zext_ln297_fu_633_p1 = esl_zext<64,5>(i4_0_i_reg_443.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln303_fu_650_p1() {
    zext_ln303_fu_650_p1 = esl_zext<64,5>(i5_0_i_reg_454.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln309_fu_667_p1() {
    zext_ln309_fu_667_p1 = esl_zext<64,5>(i6_0_i_reg_465.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln312_1_fu_681_p1() {
    zext_ln312_1_fu_681_p1 = esl_zext<32,4>(z2_tmp_bits_i_reg_800.read());
}

void karastuba_mul_MUL_st_2::thread_zext_ln312_fu_672_p1() {
    zext_ln312_fu_672_p1 = esl_zext<32,4>(z0_tmp_bits_i_reg_795.read());
}

void karastuba_mul_MUL_st_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln262_fu_525_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln262_fu_525_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln267_fu_542_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln267_fu_542_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 32 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln272_fu_571_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln272_fu_571_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            break;
        case 128 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln277_fu_588_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln277_fu_588_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state18;
            break;
        case 512 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && esl_seteq<1,1,1>(ap_block_state18_on_subcall_done.read(), ap_const_boolean_0))) {
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state18;
            }
            break;
        case 1024 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln294_fu_621_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp4_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp4_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln294_fu_621_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp4_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state22;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            }
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            break;
        case 4096 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp5_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln300_fu_638_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp5_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp5_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp5_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp5_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln300_fu_638_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp5_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state26;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            }
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            break;
        case 16384 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp6_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln306_fu_655_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp6_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp6_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp6_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp6_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln306_fu_655_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp6_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state30;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            }
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
            break;
    }
}

}

