// Seed: 1823031737
module module_0;
  wand id_1 = (-1'h0);
  assign module_2.id_3  = 0;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output wor  id_0,
    input  tri0 _id_1,
    input  tri1 id_2
);
  logic [id_1  ==  1 'b0 : -1] id_4;
  assign id_0 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd56,
    parameter id_4 = 32'd43
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_5 = 1 + id_4;
  module_0 modCall_1 ();
  parameter [-1  !=  -1 : -1] id_6 = |1;
  logic [id_3 : !  id_4] id_7;
  ;
endmodule
