package:
  name: pulp_cluster

dependencies:
  axi_to_mem:           { git: "https://github.com/AlSaqr-platform/axi2mem.git"         , rev: "alsaqr_cluster"                           }
  axi2per:              { git: "https://github.com/AlSaqr-platform/axi2per.git"         , rev: "alsaqr_cluster"                           }
  per2axi:              { git: "https://github.com/AlSaqr-platform/per2axi.git"         , rev: "alsaqr_cluster"                           }
  cluster_interconnect: { path: "rtl/dependencies/cluster_interconnect"                                                                   }
  event_unit_flex:      { git: "https://github.com/AlSaqr-platform/event_unit_flex.git" , rev: "d0cb7e92bd23ad28701a765d413bbeeb9e9cd514" }
  cluster_dma:          { git: "https://github.com/AlSaqr-platform/cluster-dma.git"     , rev: master                                     }
  hier-icache:          { git: "https://github.com/pulp-platform/hier-icache.git"       , rev: "c82025995fbb18e045bb14ad2e94b35734994956" }
  icache_private:       { git: "https://github.com/AlSaqr-platform/icache_private.git"  , rev: "84436443d3a2dbad0b94a85c2c5cc8915632fd26" }
  cluster_peripherals:  { path: "rtl/dependencies/cluster_peripherals"                                                                    }
  fpu_interco:          { git: "https://github.com/AlSaqr-platform/fpu_interco"         , rev: "38aa14205de38f01451e8a969089bc31f4c6f444" }
  axi:                  { git: "https://github.com/pulp-platform/axi.git"               , version: 0.35.3                                 }
  common_cells:         { git: "https://github.com/pulp-platform/common_cells.git"      , version: 1.21.1                                 }
  tech_cells_generic:   { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.4                                  }
  riscv:                { git: "git@github.com:AlSaqr-platform/riscv_nn.git"            , rev: "hero" }
  timer_unit:           { git: "https://github.com/pulp-platform/timer_unit.git"        , version: 1.0.0                                  }
  scm:                  { git: "https://github.com/pulp-platform/scm.git"               , version: 1.0.1                                  }

sources:
  # Level -1
  # Packages & defines
  - packages/apu_package.sv
  - packages/pulp_cluster_package.sv
  - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
  # Dependencies
  # cluster_interconnect
  - rtl/dependencies/cluster_interconnect/rtl/interfaces/tcdm_bank_mem_bus.sv
  - rtl/dependencies/cluster_interconnect/rtl/interfaces/xbar_demux_bus.sv
  - rtl/dependencies/cluster_interconnect/rtl/interfaces/xbar_periph_bus.sv
  - rtl/dependencies/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus_64.sv
  - rtl/dependencies/cluster_interconnect/rtl/interfaces/xbar_tcdm_bus.sv
  # cluster_peripherals
  - rtl/dependencies/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv
  # Level 0
  - rtl/axi2per_wrap.sv
  - rtl/cluster_bus_wrap.sv
  - rtl/cluster_clock_gate.sv
  - rtl/cluster_event_map.sv 
  - rtl/cluster_interconnect_wrap.sv
  - rtl/cluster_timer_wrap.sv
  - rtl/cpu_marx_if.sv
  - rtl/dmac_wrap.sv
  - rtl/per2axi_wrap.sv
  - rtl/per_demux_wrap.sv
  - rtl/periph_FIFO.sv
  - rtl/periph_demux.sv
  - rtl/tlb_miss_queue.sv
  - rtl/tryx_ctrl.sv
  - rtl/xne_wrap.sv
  - rtl/cluster_dma_transfer_id_gen.sv
  - rtl/cluster_dma_frontend_regs.sv
  # Level 1
  - rtl/cluster_peripherals.sv
  - rtl/core_demux.sv
  - rtl/cluster_dma_frontend.sv
  # Level 2
  - rtl/core_region.sv
  # Level 3
  - rtl/pulp_cluster.sv

# Coming from cluster_interconnect Bender

  - include_dirs:
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco
    files:
      # Level 0
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Req.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Resp.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Req.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Resp.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/MUX2_REQ.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_REQ.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_RESP.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/TestAndSet.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/grant_mask.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/priority_Flag_Req.sv
      # Level 1
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/ArbitrationTree.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/ResponseTree.sv
      # Level 2
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/RequestBlock1CH.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/RequestBlock2CH.sv
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/ResponseBlock.sv
      # Level 3
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM.sv
      # Level 4
      - rtl/dependencies/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv

  - include_dirs:
      - rtl/peripheral_interco
    files:
      # Level 0
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
      # Level 1
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
      # Level 2
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/RequestBlock1CH_PE.sv
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
      # Level 3
      - rtl/dependencies/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv

  - files:
    # Level 0
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
    # Level 1
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
    # Level 2
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/clos_net.sv
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/bfly_net.sv
    # Level 3
    - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv

  - target: tcdm_test
    include_dirs:
      - rtl/dependencies/cluster_interconnect/tb/common/
      - rtl/dependencies/cluster_interconnect/tb/tb_tcdm_interconnect/hdl
    files:
      # Level 0
      - rtl/dependencies/cluster_interconnect/tb/tb_tcdm_interconnect/hdl/tb_pkg.sv
      # Level 2
      - rtl/dependencies/cluster_interconnect/tb/tb_tcdm_interconnect/hdl/tcdm_interconnect_wrap.sv
      # Level 2
      - rtl/dependencies/cluster_interconnect/tb/tb_tcdm_interconnect/hdl/tb.sv

# Coming from cluster_peripherals Bender

  - include_dirs:
      - rtl/dependencies/cluster_peripherals/event_unit/include
    files:
      # Level 0
      - rtl/dependencies/cluster_peripherals/event_unit/HW_barrier_logic.sv
      - rtl/dependencies/cluster_peripherals/event_unit/event_unit_arbiter.sv
      - rtl/dependencies/cluster_peripherals/event_unit/event_unit_mux.sv
      - rtl/dependencies/cluster_peripherals/event_unit/event_unit_sm.sv
      - rtl/dependencies/cluster_peripherals/event_unit/interrupt_mask.sv
      - rtl/dependencies/cluster_peripherals/event_unit/interfaces/bbmux_config_bus.sv
      - rtl/dependencies/cluster_peripherals/event_unit/interfaces/clkgate_config_bus.sv
      # Level 1
      - rtl/dependencies/cluster_peripherals/event_unit/HW_barrier.sv
      - rtl/dependencies/cluster_peripherals/event_unit/event_unit_input.sv
      # Level 2
      - rtl/dependencies/cluster_peripherals/event_unit/event_unit.sv

  # Level 0
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/interfaces/l0_ctrl_unit_bus.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/interfaces/mp_icache_ctrl_unit_bus.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/interfaces/mp_pf_icache_ctrl_unit_bus.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/interfaces/pri_icache_ctrl_unit_bus.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/interfaces/sp_icache_ctrl_unit_bus.sv
  # Level 1
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/mp_icache_ctrl_unit.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/new_icache_ctrl_unit.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/pri_icache_ctrl_unit.sv
  - rtl/dependencies/cluster_peripherals/icache_ctrl_unit/sp_icache_ctrl_unit.sv

  # Level 0
  - rtl/dependencies/cluster_peripherals/mmu_config_unit/interfaces/mmu_config_bus.sv
  # Level 1
  - rtl/dependencies/cluster_peripherals/mmu_config_unit/mmu_config_unit.sv

  - rtl/dependencies/cluster_peripherals/perf_counters_unit/perf_counters_unit.sv

  - rtl/dependencies/cluster_peripherals/tcdm_pipe_unit/tcdm_pipe_unit.sv
