{"vcs1":{"timestamp_begin":1730723818.552329441, "rt":0.74, "ut":0.35, "st":0.16}}
{"vcselab":{"timestamp_begin":1730723819.411581144, "rt":0.45, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1730723819.958863095, "rt":0.41, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730723818.099341135}
{"VCS_COMP_START_TIME": 1730723818.099341135}
{"VCS_COMP_END_TIME": 1730723820.644310782}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382404}}
{"vcselab": {"peak_mem": 263260}}
