--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml spec_tdc.twx spec_tdc.ncd -o spec_tdc.twr spec_tdc.pcf

Design file:              spec_tdc.ncd
Physical constraint file: spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 869 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.258ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X24Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     44.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (0.909 - 0.482)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X24Y0.SR      net (fanout=24)       4.469   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   cmp_tdc_clks_rsts_mgment/pll_status_synch<0>
                                                       cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.181ns logic, 4.469ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_11 (SLICE_X31Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     45.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/dac_word_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X31Y34.SR      net (fanout=24)       4.016   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X31Y34.CLK     Tsrck                 0.425   cmp_tdc_clks_rsts_mgment/dac_word<11>
                                                       cmp_tdc_clks_rsts_mgment/dac_word_11
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (0.872ns logic, 4.016ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_10 (SLICE_X31Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     45.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_10 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/dac_word_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X31Y34.SR      net (fanout=24)       4.016   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X31Y34.CLK     Tsrck                 0.422   cmp_tdc_clks_rsts_mgment/dac_word<11>
                                                       cmp_tdc_clks_rsts_mgment/dac_word_10
    -------------------------------------------------  ---------------------------
    Total                                      4.885ns (0.869ns logic, 4.016ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_7 (SLICE_X44Y34.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X45Y34.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.282ns logic, 0.087ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X45Y34.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.282ns logic, 0.310ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X45Y34.C1      net (fanout=3)        0.351   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.282ns logic, 0.409ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_6 (SLICE_X44Y34.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X45Y34.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.286ns logic, 0.087ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X45Y34.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.286ns logic, 0.310ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X45Y34.C1      net (fanout=3)        0.351   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.286ns logic, 0.409ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_5 (SLICE_X44Y34.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X45Y34.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.288ns logic, 0.087ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X45Y34.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X45Y34.C1      net (fanout=3)        0.351   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X45Y34.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X44Y34.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.288ns logic, 0.409ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/SR
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 386083 paths analyzed, 13172 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.949ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12 (SLICE_X15Y8.D1), 2311 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4
    SLICE_X22Y10.B3      net (fanout=5)        1.445   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb<4>
    SLICE_X22Y10.B       Tilo                  0.203   N348
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/roll_over_incr_recent_i_GND_606_o_AND_1805_o_SW0
    SLICE_X22Y10.D1      net (fanout=4)        0.493   N186
    SLICE_X22Y10.D       Tilo                  0.203   N348
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/roll_over_incr_recent_i_GND_606_o_AND_1805_o_SW1
    SLICE_X22Y13.B3      net (fanout=9)        0.729   N348
    SLICE_X22Y13.B       Tilo                  0.203   N496
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<10>_SW1_SW1
    SLICE_X26Y14.C4      net (fanout=1)        0.698   N496
    SLICE_X26Y14.CMUX    Topcc                 0.396   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.D1       net (fanout=18)       1.688   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT31
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (2.047ns logic, 5.851ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.AQ       Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4
    SLICE_X20Y9.A1       net (fanout=7)        1.240   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<4>
    SLICE_X20Y9.COUT     Topcya                0.395   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_lut<4>_INV_0
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.COUT    Tbyp                  0.076   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CMUX    Tcinc                 0.272   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
    SLICE_X18Y12.D3      net (fanout=3)        0.522   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/GND_606_o_GND_606_o_sub_57_OUT<14>
    SLICE_X18Y12.D       Tilo                  0.203   N303
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>_SW1
    SLICE_X26Y13.D1      net (fanout=1)        1.135   N303
    SLICE_X26Y13.COUT    Topcyd                0.261   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CMUX    Tcinc                 0.284   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.D1       net (fanout=18)       1.688   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT31
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (2.480ns logic, 5.392ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.AQ       Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4
    SLICE_X20Y9.A1       net (fanout=7)        1.240   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<4>
    SLICE_X20Y9.COUT     Topcya                0.395   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_lut<4>_INV_0
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.COUT    Tbyp                  0.076   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.DMUX    Tcind                 0.272   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
    SLICE_X18Y12.D4      net (fanout=3)        0.516   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/GND_606_o_GND_606_o_sub_57_OUT<15>
    SLICE_X18Y12.D       Tilo                  0.203   N303
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>_SW1
    SLICE_X26Y13.D1      net (fanout=1)        1.135   N303
    SLICE_X26Y13.COUT    Topcyd                0.261   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CMUX    Tcinc                 0.284   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.D1       net (fanout=18)       1.688   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT31
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_12
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (2.480ns logic, 5.386ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8 (SLICE_X15Y8.A2), 2311 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb<3>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb_4
    SLICE_X22Y10.B3      net (fanout=5)        1.445   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_start_nb<4>
    SLICE_X22Y10.B       Tilo                  0.203   N348
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/roll_over_incr_recent_i_GND_606_o_AND_1805_o_SW0
    SLICE_X22Y10.D1      net (fanout=4)        0.493   N186
    SLICE_X22Y10.D       Tilo                  0.203   N348
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/roll_over_incr_recent_i_GND_606_o_AND_1805_o_SW1
    SLICE_X22Y13.B3      net (fanout=9)        0.729   N348
    SLICE_X22Y13.B       Tilo                  0.203   N496
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<10>_SW1_SW1
    SLICE_X26Y14.C4      net (fanout=1)        0.698   N496
    SLICE_X26Y14.CMUX    Topcc                 0.396   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.A2       net (fanout=18)       1.663   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT171
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    -------------------------------------------------  ---------------------------
    Total                                      7.873ns (2.047ns logic, 5.826ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.AQ       Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4
    SLICE_X20Y9.A1       net (fanout=7)        1.240   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<4>
    SLICE_X20Y9.COUT     Topcya                0.395   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_lut<4>_INV_0
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.COUT    Tbyp                  0.076   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CMUX    Tcinc                 0.272   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
    SLICE_X18Y12.D3      net (fanout=3)        0.522   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/GND_606_o_GND_606_o_sub_57_OUT<14>
    SLICE_X18Y12.D       Tilo                  0.203   N303
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>_SW1
    SLICE_X26Y13.D1      net (fanout=1)        1.135   N303
    SLICE_X26Y13.COUT    Topcyd                0.261   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CMUX    Tcinc                 0.284   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.A2       net (fanout=18)       1.663   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT171
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (2.480ns logic, 5.367ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.841ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.AQ       Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_4
    SLICE_X20Y9.A1       net (fanout=7)        1.240   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<4>
    SLICE_X20Y9.COUT     Topcya                0.395   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_lut<4>_INV_0
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<7>
    SLICE_X20Y10.COUT    Tbyp                  0.076   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<11>
    SLICE_X20Y11.DMUX    Tcind                 0.272   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Msub_GND_606_o_GND_606_o_sub_57_OUT<23:0>_cy<15>
    SLICE_X18Y12.D4      net (fanout=3)        0.516   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/GND_606_o_GND_606_o_sub_57_OUT<15>
    SLICE_X18Y12.D       Tilo                  0.203   N303
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>_SW1
    SLICE_X26Y13.D1      net (fanout=1)        1.135   N303
    SLICE_X26Y13.COUT    Topcyd                0.261   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_lut<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CIN     net (fanout=1)        0.003   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<7>
    SLICE_X26Y14.CMUX    Tcinc                 0.284   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mcompar_un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o_cy<10>
    SLICE_X23Y10.A6      net (fanout=65)       0.798   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_current_retrig_nb_offset[31]_equal_60_o
    SLICE_X23Y10.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o16_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X15Y8.A2       net (fanout=18)       1.663   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_acam_start_nb[31]_un_acam_start_nb[31]_OR_1036_o
    SLICE_X15Y8.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over<12>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/Mmux_roll_over_nb_i[23]_un_previous_roll_over_nb[23]_mux_70_OUT171
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_retrig_from_roll_over_8
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (2.480ns logic, 5.361ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (SLICE_X3Y31.A4), 362 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.845ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.486 - 0.501)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.447   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1_1
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X5Y34.B2       net (fanout=3)        1.191   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X5Y34.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0786<7>11
    SLICE_X6Y34.C1       net (fanout=66)       0.709   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0786<7>1
    SLICE_X6Y34.C        Tilo                  0.204   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20423211
    SLICE_X5Y37.D1       net (fanout=6)        0.912   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2042321
    SLICE_X5Y37.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20413
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20413
    SLICE_X3Y38.A3       net (fanout=1)        0.820   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20413
    SLICE_X3Y38.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20418
    SLICE_X3Y31.B3       net (fanout=1)        1.127   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20418
    SLICE_X3Y31.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.A4       net (fanout=1)        1.077   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20426
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.845ns (2.009ns logic, 5.836ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.486 - 0.506)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.BQ       Tcko                  0.447   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1
    SLICE_X9Y39.B1       net (fanout=180)      1.654   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
    SLICE_X9Y39.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7_1
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>21
    SLICE_X4Y39.C2       net (fanout=1)        0.869   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0579<7>2
    SLICE_X4Y39.C        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2042171
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20421711
    SLICE_X3Y38.B5       net (fanout=6)        0.741   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2042171
    SLICE_X3Y38.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
    SLICE_X3Y38.A5       net (fanout=1)        0.187   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
    SLICE_X3Y38.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20418
    SLICE_X3Y31.B3       net (fanout=1)        1.127   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20418
    SLICE_X3Y31.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.A4       net (fanout=1)        1.077   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20426
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (2.010ns logic, 5.655ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.486 - 0.501)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y36.BQ       Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X7Y38.A5       net (fanout=21)       0.740   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X7Y38.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6_1
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0570<7>11_1
    SLICE_X10Y39.A2      net (fanout=9)        1.094   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X10Y39.A       Tilo                  0.203   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_3<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out11111
    SLICE_X13Y31.B4      net (fanout=32)       1.514   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1111
    SLICE_X13Y31.B       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/irq_tstamp_threshold<29>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2049
    SLICE_X3Y31.B5       net (fanout=1)        1.425   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20410
    SLICE_X3Y31.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.A4       net (fanout=1)        1.077   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20419
    SLICE_X3Y31.CLK      Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out20426
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (1.693ns logic, 5.850ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_x_2 (SLICE_X41Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_xm_2 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_xm_2 to cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.CQ      Tcko                  0.200   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_xm_2
    SLICE_X41Y61.CX      net (fanout=1)        0.138   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_xm<2>
    SLICE_X41Y61.CLK     Tckdi       (-Th)    -0.059   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray_x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (SLICE_X20Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 to cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.200   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1
    SLICE_X20Y43.B5      net (fanout=5)        0.078   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
    SLICE_X20Y43.CLK     Tah         (-Th)    -0.121   cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/Mmux_dcnt[2]_GND_675_o_mux_8_OUT31
                                                       cmp_tdc_mezz/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_16 (SLICE_X17Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_16 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_16 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c_16
    SLICE_X17Y11.AX      net (fanout=7)        0.144   cmp_tdc_mezz/cmp_tdc_core/start_retrigger_block/roll_over_c<16>
    SLICE_X17Y11.CLK     Tckdi       (-Th)    -0.059   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb<17>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/un_previous_roll_over_nb_16
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y50.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5842 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.752ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (SLICE_X34Y109.A5), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.242 - 0.254)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y107.DQ     Tcko                  0.391   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7
    SLICE_X39Y109.A6     net (fanout=8)        0.703   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<7>
    SLICE_X39Y109.A      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110_SW0
    SLICE_X39Y108.C5     net (fanout=1)        0.885   N0
    SLICE_X39Y108.C      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.B2     net (fanout=1)        0.794   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.B      Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y109.B4     net (fanout=1)        0.455   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X34Y109.B      Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y109.A5     net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y109.CLK    Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.606ns logic, 3.059ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.AQ     Tcko                  0.391   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8
    SLICE_X39Y109.A2     net (fanout=9)        0.627   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
    SLICE_X39Y109.A      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110_SW0
    SLICE_X39Y108.C5     net (fanout=1)        0.885   N0
    SLICE_X39Y108.C      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.B2     net (fanout=1)        0.794   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.B      Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y109.B4     net (fanout=1)        0.455   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X34Y109.B      Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y109.A5     net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y109.CLK    Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.606ns logic, 2.983ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.242 - 0.254)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y107.DQ     Tcko                  0.391   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_7
    SLICE_X39Y109.A6     net (fanout=8)        0.703   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<7>
    SLICE_X39Y109.A      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110_SW0
    SLICE_X39Y108.C5     net (fanout=1)        0.885   N0
    SLICE_X39Y108.C      Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.B2     net (fanout=1)        0.794   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X36Y109.BMUX   Tilo                  0.251   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y109.B6     net (fanout=1)        0.332   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y109.B      Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y109.A5     net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y109.CLK    Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (1.652ns logic, 2.936ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29 (SLICE_X49Y98.B5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_valid_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.460 - 0.508)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_des/p2l_valid_o to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_des/p2l_data_t2<3>
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X47Y91.C5      net (fanout=13)       1.865   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.B5      net (fanout=30)       1.314   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2111
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.042ns logic, 3.179ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mrd (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mrd to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X47Y91.C1      net (fanout=34)       0.764   cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.B5      net (fanout=30)       1.314   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2111
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.042ns logic, 2.078ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X47Y91.C2      net (fanout=66)       0.695   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.B5      net (fanout=30)       1.314   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2111
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (0.972ns logic, 2.009ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30 (SLICE_X49Y98.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_valid_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.460 - 0.508)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_des/p2l_valid_o to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_des/p2l_data_t2<3>
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X47Y91.C5      net (fanout=13)       1.865   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.C5      net (fanout=30)       1.287   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2311
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.042ns logic, 3.152ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mrd (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mrd to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X47Y91.C1      net (fanout=34)       0.764   cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.C5      net (fanout=30)       1.287   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2311
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (1.042ns logic, 2.051ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.460 - 0.483)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X47Y91.C2      net (fanout=66)       0.695   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X47Y91.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o1
    SLICE_X49Y98.C5      net (fanout=30)       1.287   cmp_gn4124_core/cmp_p2l_decode32/GND_180_o_p2l_addr_cycle_MUX_418_o
    SLICE_X49Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<31>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux2311
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.972ns logic, 1.982ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (OLOGIC_X27Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.253 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.BMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9
    OLOGIC_X27Y48.D1     net (fanout=1)        0.931   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<9>
    OLOGIC_X27Y48.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.052ns (-0.879ns logic, 0.931ns route)
                                                       (-1690.4% logic, 1790.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (OLOGIC_X27Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_26 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.258 - 0.238)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_26 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.CMUX    Tshcko                0.460   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_26
    OLOGIC_X27Y47.D2     net (fanout=1)        0.959   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<26>
    OLOGIC_X27Y47.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.097ns (-0.862ns logic, 0.959ns route)
                                                       (-888.7% logic, 988.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.246 - 0.238)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.AMUX    Tshcko                0.460   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24
    OLOGIC_X27Y50.D2     net (fanout=1)        0.955   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<24>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.093ns (-0.862ns logic, 0.955ns route)
                                                       (-926.9% logic, 1026.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y50.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      4.752ns|            0|            0|            0|         5842|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.752ns|            0|            0|            0|         5842|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.752ns|          N/A|            0|            0|         5842|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20m_vcxo_i |    5.258|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.752|         |         |         |
p2l_clk_p_i    |    4.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.752|         |         |         |
p2l_clk_p_i    |    4.752|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.949|         |         |         |
tdc_clk_125m_p_i|    7.949|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.949|         |         |         |
tdc_clk_125m_p_i|    7.949|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 392794 paths, 0 nets, and 19799 connections

Design statistics:
   Minimum period:   7.949ns{1}   (Maximum frequency: 125.802MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 08 10:30:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



