<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="21.570001 us"></ZoomEndTime>
      <Cursor1Time time="0.750000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="174"></NameColumnWidth>
      <ValueColumnWidth column_width="80"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="40" />
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/res_n" type="logic">
      <obj_property name="ElementShortName">res_n</obj_property>
      <obj_property name="ObjectShortName">res_n</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider68">
      <obj_property name="label">Instruction Fetch</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider50">
      <obj_property name="label">IF / ID Pipeline</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_id_pc" type="array">
      <obj_property name="ElementShortName">pipe_id_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_id_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_id_instruction" type="array">
      <obj_property name="ElementShortName">pipe_id_instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_id_instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider19">
      <obj_property name="label">Instruction Decode</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/rs1" type="array">
      <obj_property name="ElementShortName">rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/rs2" type="array">
      <obj_property name="ElementShortName">rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/imm" type="array">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/rd1" type="array">
      <obj_property name="ElementShortName">rd1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/rd2" type="array">
      <obj_property name="ElementShortName">rd2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider63">
      <obj_property name="label">ID / EX Pipeline</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_ex_rd" type="array">
      <obj_property name="ElementShortName">pipe_ex_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_ex_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_ex_rd1" type="array">
      <obj_property name="ElementShortName">pipe_ex_rd1[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_ex_rd1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_ex_rd2" type="array">
      <obj_property name="ElementShortName">pipe_ex_rd2[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_ex_rd2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_ex_imm" type="array">
      <obj_property name="ElementShortName">pipe_ex_imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_ex_imm[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider69">
      <obj_property name="label">Execute</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/res" type="array">
      <obj_property name="ElementShortName">res[31:0]</obj_property>
      <obj_property name="ObjectShortName">res[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider65">
      <obj_property name="label">EX / MEM Pipeline</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_mem_rd" type="array">
      <obj_property name="ElementShortName">pipe_mem_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_mem_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_mem_rd2" type="array">
      <obj_property name="ElementShortName">pipe_mem_rd2[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_mem_rd2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_mem_res" type="array">
      <obj_property name="ElementShortName">pipe_mem_res[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_mem_res[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider28">
      <obj_property name="label">Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/ram_rd" type="array">
      <obj_property name="ElementShortName">ram_rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider72">
      <obj_property name="label">MEM / WB Pipeline</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_wb_rd" type="array">
      <obj_property name="ElementShortName">pipe_wb_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_wb_rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_wb_res" type="array">
      <obj_property name="ElementShortName">pipe_wb_res[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_wb_res[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/pipe_wb_ram_rd" type="array">
      <obj_property name="ElementShortName">pipe_wb_ram_rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_wb_ram_rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider83">
      <obj_property name="label">Write Back</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[5]" type="array">
      <obj_property name="ElementShortName">[5][31:0]</obj_property>
      <obj_property name="ObjectShortName">[5][31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[6]" type="array">
      <obj_property name="ElementShortName">[6][31:0]</obj_property>
      <obj_property name="ObjectShortName">[6][31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[7]" type="array">
      <obj_property name="ElementShortName">[7][31:0]</obj_property>
      <obj_property name="ObjectShortName">[7][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[28]" type="array">
      <obj_property name="ElementShortName">[28][31:0]</obj_property>
      <obj_property name="ObjectShortName">[28][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[29]" type="array">
      <obj_property name="ElementShortName">[29][31:0]</obj_property>
      <obj_property name="ObjectShortName">[29][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[30]" type="array">
      <obj_property name="ElementShortName">[30][31:0]</obj_property>
      <obj_property name="ObjectShortName">[30][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/top/cpu_pipelined/reg_file/regs[31]" type="array">
      <obj_property name="ElementShortName">[31][31:0]</obj_property>
      <obj_property name="ObjectShortName">[31][31:0]</obj_property>
   </wvobject>
</wave_config>
