ARM GAS  /tmp/ccCDz6tS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SetSysClock,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SetSysClock:
  26              	.LFB132:
  27              		.file 1 "Src/system_stm32f4xx.c"
   1:Src/system_stm32f4xx.c **** /**
   2:Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f4xx.c ****   * @version V1.0.2
   6:Src/system_stm32f4xx.c ****   * @date    05-March-2012
   7:Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:Src/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:Src/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:Src/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.0.1.xls
  11:Src/system_stm32f4xx.c ****   *             
  12:Src/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:Src/system_stm32f4xx.c ****   *     user application:
  14:Src/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:Src/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:Src/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:Src/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:Src/system_stm32f4xx.c ****   *
  21:Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:Src/system_stm32f4xx.c ****   *                                     
  25:Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:Src/system_stm32f4xx.c ****   *                                 during program execution.
  28:Src/system_stm32f4xx.c ****   *
  29:Src/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:Src/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:Src/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
ARM GAS  /tmp/ccCDz6tS.s 			page 2


  32:Src/system_stm32f4xx.c ****   *
  33:Src/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:Src/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:Src/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:Src/system_stm32f4xx.c ****   *
  37:Src/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  38:Src/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:Src/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:Src/system_stm32f4xx.c ****   *    value to your own configuration.
  41:Src/system_stm32f4xx.c ****   *
  42:Src/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:Src/system_stm32f4xx.c ****   *=============================================================================
  44:Src/system_stm32f4xx.c ****   *=============================================================================
  45:Src/system_stm32f4xx.c ****   *        Supported STM32F4xx device revision    | Rev A
  46:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:Src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:Src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  50:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:Src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  52:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:Src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:Src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:Src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:Src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  60:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:Src/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  62:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:Src/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  64:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:Src/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:Src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:Src/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  70:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:Src/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  72:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:Src/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  74:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:Src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:Src/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  78:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:Src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  80:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:Src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | OFF
  82:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:Src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:Src/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:Src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Enabled
  88:Src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
ARM GAS  /tmp/ccCDz6tS.s 			page 3


  89:Src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:Src/system_stm32f4xx.c ****   *=============================================================================
  91:Src/system_stm32f4xx.c ****   ******************************************************************************
  92:Src/system_stm32f4xx.c ****   * @attention
  93:Src/system_stm32f4xx.c ****   *
  94:Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  95:Src/system_stm32f4xx.c ****   *
  96:Src/system_stm32f4xx.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  97:Src/system_stm32f4xx.c ****   * You may not use this file except in compliance with the License.
  98:Src/system_stm32f4xx.c ****   * You may obtain a copy of the License at:
  99:Src/system_stm32f4xx.c ****   *
 100:Src/system_stm32f4xx.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 101:Src/system_stm32f4xx.c ****   *
 102:Src/system_stm32f4xx.c ****   * Unless required by applicable law or agreed to in writing, software 
 103:Src/system_stm32f4xx.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 104:Src/system_stm32f4xx.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 105:Src/system_stm32f4xx.c ****   * See the License for the specific language governing permissions and
 106:Src/system_stm32f4xx.c ****   * limitations under the License.
 107:Src/system_stm32f4xx.c ****   *
 108:Src/system_stm32f4xx.c ****   ******************************************************************************
 109:Src/system_stm32f4xx.c ****   */
 110:Src/system_stm32f4xx.c **** 
 111:Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
 112:Src/system_stm32f4xx.c ****   * @{
 113:Src/system_stm32f4xx.c ****   */
 114:Src/system_stm32f4xx.c **** 
 115:Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 116:Src/system_stm32f4xx.c ****   * @{
 117:Src/system_stm32f4xx.c ****   */  
 118:Src/system_stm32f4xx.c ****   
 119:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 120:Src/system_stm32f4xx.c ****   * @{
 121:Src/system_stm32f4xx.c ****   */
 122:Src/system_stm32f4xx.c **** 
 123:Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
 124:Src/system_stm32f4xx.c **** 
 125:Src/system_stm32f4xx.c **** /**
 126:Src/system_stm32f4xx.c ****   * @}
 127:Src/system_stm32f4xx.c ****   */
 128:Src/system_stm32f4xx.c **** 
 129:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 130:Src/system_stm32f4xx.c ****   * @{
 131:Src/system_stm32f4xx.c ****   */
 132:Src/system_stm32f4xx.c **** 
 133:Src/system_stm32f4xx.c **** /**
 134:Src/system_stm32f4xx.c ****   * @}
 135:Src/system_stm32f4xx.c ****   */
 136:Src/system_stm32f4xx.c **** 
 137:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 138:Src/system_stm32f4xx.c ****   * @{
 139:Src/system_stm32f4xx.c ****   */
 140:Src/system_stm32f4xx.c **** 
 141:Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 142:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 143:Src/system_stm32f4xx.c ****      on STM324xG_EVAL board as data memory  */
 144:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 145:Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccCDz6tS.s 			page 4


 146:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 147:Src/system_stm32f4xx.c ****      Internal SRAM. */
 148:Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 149:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 150:Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 151:Src/system_stm32f4xx.c **** /******************************************************************************/
 152:Src/system_stm32f4xx.c **** 
 153:Src/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 154:Src/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 155:Src/system_stm32f4xx.c **** #define PLL_M      25
 156:Src/system_stm32f4xx.c **** #define PLL_N      336
 157:Src/system_stm32f4xx.c **** 
 158:Src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 159:Src/system_stm32f4xx.c **** #define PLL_P      2
 160:Src/system_stm32f4xx.c **** 
 161:Src/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 162:Src/system_stm32f4xx.c **** #define PLL_Q      7
 163:Src/system_stm32f4xx.c **** 
 164:Src/system_stm32f4xx.c **** /******************************************************************************/
 165:Src/system_stm32f4xx.c **** 
 166:Src/system_stm32f4xx.c **** /**
 167:Src/system_stm32f4xx.c ****   * @}
 168:Src/system_stm32f4xx.c ****   */
 169:Src/system_stm32f4xx.c **** 
 170:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 171:Src/system_stm32f4xx.c ****   * @{
 172:Src/system_stm32f4xx.c ****   */
 173:Src/system_stm32f4xx.c **** 
 174:Src/system_stm32f4xx.c **** /**
 175:Src/system_stm32f4xx.c ****   * @}
 176:Src/system_stm32f4xx.c ****   */
 177:Src/system_stm32f4xx.c **** 
 178:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 179:Src/system_stm32f4xx.c ****   * @{
 180:Src/system_stm32f4xx.c ****   */
 181:Src/system_stm32f4xx.c **** 
 182:Src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 183:Src/system_stm32f4xx.c **** 
 184:Src/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 185:Src/system_stm32f4xx.c **** 
 186:Src/system_stm32f4xx.c **** /**
 187:Src/system_stm32f4xx.c ****   * @}
 188:Src/system_stm32f4xx.c ****   */
 189:Src/system_stm32f4xx.c **** 
 190:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 191:Src/system_stm32f4xx.c ****   * @{
 192:Src/system_stm32f4xx.c ****   */
 193:Src/system_stm32f4xx.c **** 
 194:Src/system_stm32f4xx.c **** static void SetSysClock(void);
 195:Src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 196:Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 197:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 198:Src/system_stm32f4xx.c **** 
 199:Src/system_stm32f4xx.c **** /**
 200:Src/system_stm32f4xx.c ****   * @}
 201:Src/system_stm32f4xx.c ****   */
 202:Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccCDz6tS.s 			page 5


 203:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 204:Src/system_stm32f4xx.c ****   * @{
 205:Src/system_stm32f4xx.c ****   */
 206:Src/system_stm32f4xx.c **** 
 207:Src/system_stm32f4xx.c **** /**
 208:Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 209:Src/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 210:Src/system_stm32f4xx.c ****   *         SystemFrequency variable.
 211:Src/system_stm32f4xx.c ****   * @param  None
 212:Src/system_stm32f4xx.c ****   * @retval None
 213:Src/system_stm32f4xx.c ****   */
 214:Src/system_stm32f4xx.c **** void SystemInit(void)
 215:Src/system_stm32f4xx.c **** {
 216:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 217:Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 218:Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 219:Src/system_stm32f4xx.c ****   #endif
 220:Src/system_stm32f4xx.c **** 
 221:Src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 222:Src/system_stm32f4xx.c ****   /* Set HSION bit */
 223:Src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
 224:Src/system_stm32f4xx.c **** 
 225:Src/system_stm32f4xx.c ****   /* Reset CFGR register */
 226:Src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
 227:Src/system_stm32f4xx.c **** 
 228:Src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 229:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 230:Src/system_stm32f4xx.c **** 
 231:Src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 232:Src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
 233:Src/system_stm32f4xx.c **** 
 234:Src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 235:Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 236:Src/system_stm32f4xx.c **** 
 237:Src/system_stm32f4xx.c ****   /* Disable all interrupts */
 238:Src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 239:Src/system_stm32f4xx.c **** 
 240:Src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 241:Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 242:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 243:Src/system_stm32f4xx.c ****          
 244:Src/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 245:Src/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 246:Src/system_stm32f4xx.c ****   SetSysClock();
 247:Src/system_stm32f4xx.c **** 
 248:Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 249:Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 250:Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 251:Src/system_stm32f4xx.c **** #else
 252:Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 253:Src/system_stm32f4xx.c **** #endif
 254:Src/system_stm32f4xx.c **** }
 255:Src/system_stm32f4xx.c **** 
 256:Src/system_stm32f4xx.c **** /**
 257:Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 258:Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 259:Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
ARM GAS  /tmp/ccCDz6tS.s 			page 6


 260:Src/system_stm32f4xx.c ****   *         other parameters.
 261:Src/system_stm32f4xx.c ****   *           
 262:Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 263:Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 264:Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 265:Src/system_stm32f4xx.c ****   *     
 266:Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 267:Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 268:Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 269:Src/system_stm32f4xx.c ****   *             
 270:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 271:Src/system_stm32f4xx.c ****   *                                              
 272:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 273:Src/system_stm32f4xx.c ****   *                          
 274:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 275:Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 276:Src/system_stm32f4xx.c ****   *         
 277:Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 278:Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 279:Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 280:Src/system_stm32f4xx.c ****   *    
 281:Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 282:Src/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 283:Src/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 284:Src/system_stm32f4xx.c ****   *              have wrong result.
 285:Src/system_stm32f4xx.c ****   *                
 286:Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 287:Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 288:Src/system_stm32f4xx.c ****   *     
 289:Src/system_stm32f4xx.c ****   * @param  None
 290:Src/system_stm32f4xx.c ****   * @retval None
 291:Src/system_stm32f4xx.c ****   */
 292:Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 293:Src/system_stm32f4xx.c **** {
 294:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 295:Src/system_stm32f4xx.c ****   
 296:Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 297:Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 298:Src/system_stm32f4xx.c **** 
 299:Src/system_stm32f4xx.c ****   switch (tmp)
 300:Src/system_stm32f4xx.c ****   {
 301:Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 302:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 303:Src/system_stm32f4xx.c ****       break;
 304:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 305:Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 306:Src/system_stm32f4xx.c ****       break;
 307:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 308:Src/system_stm32f4xx.c **** 
 309:Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 310:Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 311:Src/system_stm32f4xx.c ****          */    
 312:Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 313:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 314:Src/system_stm32f4xx.c ****       
 315:Src/system_stm32f4xx.c ****       if (pllsource != 0)
 316:Src/system_stm32f4xx.c ****       {
ARM GAS  /tmp/ccCDz6tS.s 			page 7


 317:Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 318:Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 319:Src/system_stm32f4xx.c ****       }
 320:Src/system_stm32f4xx.c ****       else
 321:Src/system_stm32f4xx.c ****       {
 322:Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 323:Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 324:Src/system_stm32f4xx.c ****       }
 325:Src/system_stm32f4xx.c **** 
 326:Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 327:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 328:Src/system_stm32f4xx.c ****       break;
 329:Src/system_stm32f4xx.c ****     default:
 330:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 331:Src/system_stm32f4xx.c ****       break;
 332:Src/system_stm32f4xx.c ****   }
 333:Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 334:Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 335:Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 336:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 337:Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 338:Src/system_stm32f4xx.c **** }
 339:Src/system_stm32f4xx.c **** 
 340:Src/system_stm32f4xx.c **** /**
 341:Src/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 342:Src/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 343:Src/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 344:Src/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 345:Src/system_stm32f4xx.c ****   * @param  None
 346:Src/system_stm32f4xx.c ****   * @retval None
 347:Src/system_stm32f4xx.c ****   */
 348:Src/system_stm32f4xx.c **** static void SetSysClock(void)
 349:Src/system_stm32f4xx.c **** {
  28              		.loc 1 349 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 350:Src/system_stm32f4xx.c **** /******************************************************************************/
 351:Src/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 352:Src/system_stm32f4xx.c **** /******************************************************************************/
 353:Src/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  36              		.loc 1 353 3 view .LVU1
  37              		.loc 1 353 17 is_stmt 0 view .LVU2
  38 0002 0023     		movs	r3, #0
  39 0004 0193     		str	r3, [sp, #4]
  40              		.loc 1 353 37 view .LVU3
  41 0006 0093     		str	r3, [sp]
 354:Src/system_stm32f4xx.c ****   
 355:Src/system_stm32f4xx.c ****   /* Enable HSE */
 356:Src/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  42              		.loc 1 356 3 is_stmt 1 view .LVU4
  43              		.loc 1 356 11 is_stmt 0 view .LVU5
  44 0008 2A4A     		ldr	r2, .L11
ARM GAS  /tmp/ccCDz6tS.s 			page 8


  45 000a 1368     		ldr	r3, [r2]
  46 000c 43F48033 		orr	r3, r3, #65536
  47 0010 1360     		str	r3, [r2]
  48              	.L3:
 357:Src/system_stm32f4xx.c ****  
 358:Src/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 359:Src/system_stm32f4xx.c ****   do
  49              		.loc 1 359 3 is_stmt 1 discriminator 2 view .LVU6
 360:Src/system_stm32f4xx.c ****   {
 361:Src/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  50              		.loc 1 361 5 discriminator 2 view .LVU7
  51              		.loc 1 361 20 is_stmt 0 discriminator 2 view .LVU8
  52 0012 284B     		ldr	r3, .L11
  53 0014 1B68     		ldr	r3, [r3]
  54              		.loc 1 361 25 discriminator 2 view .LVU9
  55 0016 03F40033 		and	r3, r3, #131072
  56              		.loc 1 361 15 discriminator 2 view .LVU10
  57 001a 0093     		str	r3, [sp]
 362:Src/system_stm32f4xx.c ****     StartUpCounter++;
  58              		.loc 1 362 5 is_stmt 1 discriminator 2 view .LVU11
  59              		.loc 1 362 19 is_stmt 0 discriminator 2 view .LVU12
  60 001c 019B     		ldr	r3, [sp, #4]
  61 001e 0133     		adds	r3, r3, #1
  62 0020 0193     		str	r3, [sp, #4]
 363:Src/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  63              		.loc 1 363 10 is_stmt 1 discriminator 2 view .LVU13
  64              		.loc 1 363 22 is_stmt 0 discriminator 2 view .LVU14
  65 0022 009B     		ldr	r3, [sp]
  66              		.loc 1 363 3 discriminator 2 view .LVU15
  67 0024 1BB9     		cbnz	r3, .L2
  68              		.loc 1 363 47 discriminator 1 view .LVU16
  69 0026 019B     		ldr	r3, [sp, #4]
  70              		.loc 1 363 28 discriminator 1 view .LVU17
  71 0028 B3F5A06F 		cmp	r3, #1280
  72 002c F1D1     		bne	.L3
  73              	.L2:
 364:Src/system_stm32f4xx.c **** 
 365:Src/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  74              		.loc 1 365 3 is_stmt 1 view .LVU18
  75              		.loc 1 365 11 is_stmt 0 view .LVU19
  76 002e 214B     		ldr	r3, .L11
  77 0030 1B68     		ldr	r3, [r3]
  78              		.loc 1 365 6 view .LVU20
  79 0032 13F4003F 		tst	r3, #131072
  80 0036 06D0     		beq	.L4
 366:Src/system_stm32f4xx.c ****   {
 367:Src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
  81              		.loc 1 367 5 is_stmt 1 view .LVU21
  82              		.loc 1 367 15 is_stmt 0 view .LVU22
  83 0038 0123     		movs	r3, #1
  84 003a 0093     		str	r3, [sp]
  85              	.L5:
 368:Src/system_stm32f4xx.c ****   }
 369:Src/system_stm32f4xx.c ****   else
 370:Src/system_stm32f4xx.c ****   {
 371:Src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 372:Src/system_stm32f4xx.c ****   }
ARM GAS  /tmp/ccCDz6tS.s 			page 9


 373:Src/system_stm32f4xx.c **** 
 374:Src/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
  86              		.loc 1 374 3 is_stmt 1 view .LVU23
  87              		.loc 1 374 17 is_stmt 0 view .LVU24
  88 003c 009B     		ldr	r3, [sp]
  89              		.loc 1 374 6 view .LVU25
  90 003e 012B     		cmp	r3, #1
  91 0040 04D0     		beq	.L10
  92              	.L1:
 375:Src/system_stm32f4xx.c ****   {
 376:Src/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
 377:Src/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 378:Src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 379:Src/system_stm32f4xx.c **** 
 380:Src/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 381:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 382:Src/system_stm32f4xx.c ****       
 383:Src/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 384:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 385:Src/system_stm32f4xx.c ****     
 386:Src/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 387:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 388:Src/system_stm32f4xx.c **** 
 389:Src/system_stm32f4xx.c ****     /* Configure the main PLL */
 390:Src/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 391:Src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 392:Src/system_stm32f4xx.c **** 
 393:Src/system_stm32f4xx.c ****     /* Enable the main PLL */
 394:Src/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 395:Src/system_stm32f4xx.c **** 
 396:Src/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 397:Src/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 398:Src/system_stm32f4xx.c ****     {
 399:Src/system_stm32f4xx.c ****     }
 400:Src/system_stm32f4xx.c ****    
 401:Src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 402:Src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 403:Src/system_stm32f4xx.c **** 
 404:Src/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 405:Src/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 406:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 407:Src/system_stm32f4xx.c **** 
 408:Src/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 409:Src/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 410:Src/system_stm32f4xx.c ****   }
 411:Src/system_stm32f4xx.c ****   else
 412:Src/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 413:Src/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 414:Src/system_stm32f4xx.c ****   }
 415:Src/system_stm32f4xx.c **** 
 416:Src/system_stm32f4xx.c **** }
  93              		.loc 1 416 1 view .LVU26
  94 0042 02B0     		add	sp, sp, #8
  95              	.LCFI1:
  96              		.cfi_remember_state
  97              		.cfi_def_cfa_offset 0
  98              		@ sp needed
ARM GAS  /tmp/ccCDz6tS.s 			page 10


  99 0044 7047     		bx	lr
 100              	.L4:
 101              	.LCFI2:
 102              		.cfi_restore_state
 371:Src/system_stm32f4xx.c ****   }
 103              		.loc 1 371 5 is_stmt 1 view .LVU27
 371:Src/system_stm32f4xx.c ****   }
 104              		.loc 1 371 15 is_stmt 0 view .LVU28
 105 0046 0023     		movs	r3, #0
 106 0048 0093     		str	r3, [sp]
 107 004a F7E7     		b	.L5
 108              	.L10:
 377:Src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 109              		.loc 1 377 5 is_stmt 1 view .LVU29
 377:Src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 110              		.loc 1 377 18 is_stmt 0 view .LVU30
 111 004c 194B     		ldr	r3, .L11
 112 004e 1A6C     		ldr	r2, [r3, #64]
 113 0050 42F08052 		orr	r2, r2, #268435456
 114 0054 1A64     		str	r2, [r3, #64]
 378:Src/system_stm32f4xx.c **** 
 115              		.loc 1 378 5 is_stmt 1 view .LVU31
 378:Src/system_stm32f4xx.c **** 
 116              		.loc 1 378 13 is_stmt 0 view .LVU32
 117 0056 1849     		ldr	r1, .L11+4
 118 0058 0A68     		ldr	r2, [r1]
 119 005a 42F48042 		orr	r2, r2, #16384
 120 005e 0A60     		str	r2, [r1]
 381:Src/system_stm32f4xx.c ****       
 121              		.loc 1 381 5 is_stmt 1 view .LVU33
 381:Src/system_stm32f4xx.c ****       
 122              		.loc 1 381 15 is_stmt 0 view .LVU34
 123 0060 9A68     		ldr	r2, [r3, #8]
 124 0062 9A60     		str	r2, [r3, #8]
 384:Src/system_stm32f4xx.c ****     
 125              		.loc 1 384 5 is_stmt 1 view .LVU35
 384:Src/system_stm32f4xx.c ****     
 126              		.loc 1 384 15 is_stmt 0 view .LVU36
 127 0064 9A68     		ldr	r2, [r3, #8]
 128 0066 42F40042 		orr	r2, r2, #32768
 129 006a 9A60     		str	r2, [r3, #8]
 387:Src/system_stm32f4xx.c **** 
 130              		.loc 1 387 5 is_stmt 1 view .LVU37
 387:Src/system_stm32f4xx.c **** 
 131              		.loc 1 387 15 is_stmt 0 view .LVU38
 132 006c 9A68     		ldr	r2, [r3, #8]
 133 006e 42F4A052 		orr	r2, r2, #5120
 134 0072 9A60     		str	r2, [r3, #8]
 390:Src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 135              		.loc 1 390 5 is_stmt 1 view .LVU39
 390:Src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 136              		.loc 1 390 18 is_stmt 0 view .LVU40
 137 0074 114A     		ldr	r2, .L11+8
 138 0076 5A60     		str	r2, [r3, #4]
 394:Src/system_stm32f4xx.c **** 
 139              		.loc 1 394 5 is_stmt 1 view .LVU41
 394:Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccCDz6tS.s 			page 11


 140              		.loc 1 394 13 is_stmt 0 view .LVU42
 141 0078 1A68     		ldr	r2, [r3]
 142 007a 42F08072 		orr	r2, r2, #16777216
 143 007e 1A60     		str	r2, [r3]
 397:Src/system_stm32f4xx.c ****     {
 144              		.loc 1 397 5 is_stmt 1 view .LVU43
 145              	.L7:
 399:Src/system_stm32f4xx.c ****    
 146              		.loc 1 399 5 discriminator 1 view .LVU44
 397:Src/system_stm32f4xx.c ****     {
 147              		.loc 1 397 10 discriminator 1 view .LVU45
 397:Src/system_stm32f4xx.c ****     {
 148              		.loc 1 397 15 is_stmt 0 discriminator 1 view .LVU46
 149 0080 0C4B     		ldr	r3, .L11
 150 0082 1B68     		ldr	r3, [r3]
 397:Src/system_stm32f4xx.c ****     {
 151              		.loc 1 397 10 discriminator 1 view .LVU47
 152 0084 13F0007F 		tst	r3, #33554432
 153 0088 FAD0     		beq	.L7
 402:Src/system_stm32f4xx.c **** 
 154              		.loc 1 402 5 is_stmt 1 view .LVU48
 402:Src/system_stm32f4xx.c **** 
 155              		.loc 1 402 16 is_stmt 0 view .LVU49
 156 008a 0D4B     		ldr	r3, .L11+12
 157 008c 40F20562 		movw	r2, #1541
 158 0090 1A60     		str	r2, [r3]
 405:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 159              		.loc 1 405 5 is_stmt 1 view .LVU50
 405:Src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 160              		.loc 1 405 15 is_stmt 0 view .LVU51
 161 0092 A3F58063 		sub	r3, r3, #1024
 162 0096 9A68     		ldr	r2, [r3, #8]
 163 0098 22F00302 		bic	r2, r2, #3
 164 009c 9A60     		str	r2, [r3, #8]
 406:Src/system_stm32f4xx.c **** 
 165              		.loc 1 406 5 is_stmt 1 view .LVU52
 406:Src/system_stm32f4xx.c **** 
 166              		.loc 1 406 15 is_stmt 0 view .LVU53
 167 009e 9A68     		ldr	r2, [r3, #8]
 168 00a0 42F00202 		orr	r2, r2, #2
 169 00a4 9A60     		str	r2, [r3, #8]
 409:Src/system_stm32f4xx.c ****   }
 170              		.loc 1 409 5 is_stmt 1 view .LVU54
 171              	.L8:
 409:Src/system_stm32f4xx.c ****   }
 172              		.loc 1 409 70 discriminator 1 view .LVU55
 409:Src/system_stm32f4xx.c ****   }
 173              		.loc 1 409 11 discriminator 1 view .LVU56
 409:Src/system_stm32f4xx.c ****   }
 174              		.loc 1 409 16 is_stmt 0 discriminator 1 view .LVU57
 175 00a6 034B     		ldr	r3, .L11
 176 00a8 9B68     		ldr	r3, [r3, #8]
 409:Src/system_stm32f4xx.c ****   }
 177              		.loc 1 409 23 discriminator 1 view .LVU58
 178 00aa 03F00C03 		and	r3, r3, #12
 409:Src/system_stm32f4xx.c ****   }
 179              		.loc 1 409 11 discriminator 1 view .LVU59
ARM GAS  /tmp/ccCDz6tS.s 			page 12


 180 00ae 082B     		cmp	r3, #8
 181 00b0 F9D1     		bne	.L8
 182 00b2 C6E7     		b	.L1
 183              	.L12:
 184              		.align	2
 185              	.L11:
 186 00b4 00380240 		.word	1073887232
 187 00b8 00700040 		.word	1073770496
 188 00bc 19544007 		.word	121656345
 189 00c0 003C0240 		.word	1073888256
 190              		.cfi_endproc
 191              	.LFE132:
 193              		.section	.text.SystemInit,"ax",%progbits
 194              		.align	1
 195              		.global	SystemInit
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
 201              	SystemInit:
 202              	.LFB130:
 215:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 203              		.loc 1 215 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 10B5     		push	{r4, lr}
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 4, -8
 211              		.cfi_offset 14, -4
 218:Src/system_stm32f4xx.c ****   #endif
 212              		.loc 1 218 5 view .LVU61
 218:Src/system_stm32f4xx.c ****   #endif
 213              		.loc 1 218 16 is_stmt 0 view .LVU62
 214 0002 104C     		ldr	r4, .L15
 215 0004 D4F88830 		ldr	r3, [r4, #136]
 216 0008 43F47003 		orr	r3, r3, #15728640
 217 000c C4F88830 		str	r3, [r4, #136]
 223:Src/system_stm32f4xx.c **** 
 218              		.loc 1 223 3 is_stmt 1 view .LVU63
 223:Src/system_stm32f4xx.c **** 
 219              		.loc 1 223 11 is_stmt 0 view .LVU64
 220 0010 0D4B     		ldr	r3, .L15+4
 221 0012 1A68     		ldr	r2, [r3]
 222 0014 42F00102 		orr	r2, r2, #1
 223 0018 1A60     		str	r2, [r3]
 226:Src/system_stm32f4xx.c **** 
 224              		.loc 1 226 3 is_stmt 1 view .LVU65
 226:Src/system_stm32f4xx.c **** 
 225              		.loc 1 226 13 is_stmt 0 view .LVU66
 226 001a 0021     		movs	r1, #0
 227 001c 9960     		str	r1, [r3, #8]
 229:Src/system_stm32f4xx.c **** 
 228              		.loc 1 229 3 is_stmt 1 view .LVU67
 229:Src/system_stm32f4xx.c **** 
 229              		.loc 1 229 11 is_stmt 0 view .LVU68
ARM GAS  /tmp/ccCDz6tS.s 			page 13


 230 001e 1A68     		ldr	r2, [r3]
 231 0020 22F08472 		bic	r2, r2, #17301504
 232 0024 22F48032 		bic	r2, r2, #65536
 233 0028 1A60     		str	r2, [r3]
 232:Src/system_stm32f4xx.c **** 
 234              		.loc 1 232 3 is_stmt 1 view .LVU69
 232:Src/system_stm32f4xx.c **** 
 235              		.loc 1 232 16 is_stmt 0 view .LVU70
 236 002a 084A     		ldr	r2, .L15+8
 237 002c 5A60     		str	r2, [r3, #4]
 235:Src/system_stm32f4xx.c **** 
 238              		.loc 1 235 3 is_stmt 1 view .LVU71
 235:Src/system_stm32f4xx.c **** 
 239              		.loc 1 235 11 is_stmt 0 view .LVU72
 240 002e 1A68     		ldr	r2, [r3]
 241 0030 22F48022 		bic	r2, r2, #262144
 242 0034 1A60     		str	r2, [r3]
 238:Src/system_stm32f4xx.c **** 
 243              		.loc 1 238 3 is_stmt 1 view .LVU73
 238:Src/system_stm32f4xx.c **** 
 244              		.loc 1 238 12 is_stmt 0 view .LVU74
 245 0036 D960     		str	r1, [r3, #12]
 246:Src/system_stm32f4xx.c **** 
 246              		.loc 1 246 3 is_stmt 1 view .LVU75
 247 0038 FFF7FEFF 		bl	SetSysClock
 248              	.LVL0:
 252:Src/system_stm32f4xx.c **** #endif
 249              		.loc 1 252 3 view .LVU76
 252:Src/system_stm32f4xx.c **** #endif
 250              		.loc 1 252 13 is_stmt 0 view .LVU77
 251 003c 4FF00063 		mov	r3, #134217728
 252 0040 A360     		str	r3, [r4, #8]
 254:Src/system_stm32f4xx.c **** 
 253              		.loc 1 254 1 view .LVU78
 254 0042 10BD     		pop	{r4, pc}
 255              	.L16:
 256              		.align	2
 257              	.L15:
 258 0044 00ED00E0 		.word	-536810240
 259 0048 00380240 		.word	1073887232
 260 004c 10300024 		.word	603992080
 261              		.cfi_endproc
 262              	.LFE130:
 264              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 265              		.align	1
 266              		.global	SystemCoreClockUpdate
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	SystemCoreClockUpdate:
 273              	.LFB131:
 293:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 274              		.loc 1 293 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCDz6tS.s 			page 14


 278              		@ link register save eliminated.
 294:Src/system_stm32f4xx.c ****   
 279              		.loc 1 294 3 view .LVU80
 280              	.LVL1:
 297:Src/system_stm32f4xx.c **** 
 281              		.loc 1 297 3 view .LVU81
 297:Src/system_stm32f4xx.c **** 
 282              		.loc 1 297 12 is_stmt 0 view .LVU82
 283 0000 224B     		ldr	r3, .L25
 284 0002 9B68     		ldr	r3, [r3, #8]
 297:Src/system_stm32f4xx.c **** 
 285              		.loc 1 297 7 view .LVU83
 286 0004 03F00C03 		and	r3, r3, #12
 287              	.LVL2:
 299:Src/system_stm32f4xx.c ****   {
 288              		.loc 1 299 3 is_stmt 1 view .LVU84
 289 0008 042B     		cmp	r3, #4
 290 000a 15D0     		beq	.L18
 291 000c 082B     		cmp	r3, #8
 292 000e 17D0     		beq	.L19
 293 0010 1BB1     		cbz	r3, .L24
 330:Src/system_stm32f4xx.c ****       break;
 294              		.loc 1 330 7 view .LVU85
 330:Src/system_stm32f4xx.c ****       break;
 295              		.loc 1 330 23 is_stmt 0 view .LVU86
 296 0012 1F4B     		ldr	r3, .L25+4
 297              	.LVL3:
 330:Src/system_stm32f4xx.c ****       break;
 298              		.loc 1 330 23 view .LVU87
 299 0014 1F4A     		ldr	r2, .L25+8
 300 0016 1A60     		str	r2, [r3]
 331:Src/system_stm32f4xx.c ****   }
 301              		.loc 1 331 7 is_stmt 1 view .LVU88
 302 0018 02E0     		b	.L21
 303              	.LVL4:
 304              	.L24:
 302:Src/system_stm32f4xx.c ****       break;
 305              		.loc 1 302 7 view .LVU89
 302:Src/system_stm32f4xx.c ****       break;
 306              		.loc 1 302 23 is_stmt 0 view .LVU90
 307 001a 1D4B     		ldr	r3, .L25+4
 308              	.LVL5:
 302:Src/system_stm32f4xx.c ****       break;
 309              		.loc 1 302 23 view .LVU91
 310 001c 1D4A     		ldr	r2, .L25+8
 311 001e 1A60     		str	r2, [r3]
 303:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 312              		.loc 1 303 7 is_stmt 1 view .LVU92
 313              	.LVL6:
 314              	.L21:
 335:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 315              		.loc 1 335 3 view .LVU93
 335:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 316              		.loc 1 335 28 is_stmt 0 view .LVU94
 317 0020 1A4B     		ldr	r3, .L25
 318 0022 9B68     		ldr	r3, [r3, #8]
 335:Src/system_stm32f4xx.c ****   /* HCLK frequency */
ARM GAS  /tmp/ccCDz6tS.s 			page 15


 319              		.loc 1 335 52 view .LVU95
 320 0024 C3F30313 		ubfx	r3, r3, #4, #4
 335:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 321              		.loc 1 335 22 view .LVU96
 322 0028 1B4A     		ldr	r2, .L25+12
 323 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 324 002c DAB2     		uxtb	r2, r3
 325              	.LVL7:
 337:Src/system_stm32f4xx.c **** }
 326              		.loc 1 337 3 is_stmt 1 view .LVU97
 337:Src/system_stm32f4xx.c **** }
 327              		.loc 1 337 19 is_stmt 0 view .LVU98
 328 002e 1849     		ldr	r1, .L25+4
 329 0030 0B68     		ldr	r3, [r1]
 330 0032 D340     		lsrs	r3, r3, r2
 331 0034 0B60     		str	r3, [r1]
 338:Src/system_stm32f4xx.c **** 
 332              		.loc 1 338 1 view .LVU99
 333 0036 7047     		bx	lr
 334              	.LVL8:
 335              	.L18:
 305:Src/system_stm32f4xx.c ****       break;
 336              		.loc 1 305 7 is_stmt 1 view .LVU100
 305:Src/system_stm32f4xx.c ****       break;
 337              		.loc 1 305 23 is_stmt 0 view .LVU101
 338 0038 154B     		ldr	r3, .L25+4
 339              	.LVL9:
 305:Src/system_stm32f4xx.c ****       break;
 340              		.loc 1 305 23 view .LVU102
 341 003a 184A     		ldr	r2, .L25+16
 342 003c 1A60     		str	r2, [r3]
 306:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 343              		.loc 1 306 7 is_stmt 1 view .LVU103
 344 003e EFE7     		b	.L21
 345              	.LVL10:
 346              	.L19:
 312:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 347              		.loc 1 312 7 view .LVU104
 312:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 348              		.loc 1 312 23 is_stmt 0 view .LVU105
 349 0040 124B     		ldr	r3, .L25
 350              	.LVL11:
 312:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 351              		.loc 1 312 23 view .LVU106
 352 0042 5A68     		ldr	r2, [r3, #4]
 353              	.LVL12:
 313:Src/system_stm32f4xx.c ****       
 354              		.loc 1 313 7 is_stmt 1 view .LVU107
 313:Src/system_stm32f4xx.c ****       
 355              		.loc 1 313 17 is_stmt 0 view .LVU108
 356 0044 5B68     		ldr	r3, [r3, #4]
 313:Src/system_stm32f4xx.c ****       
 357              		.loc 1 313 12 view .LVU109
 358 0046 03F03F03 		and	r3, r3, #63
 359              	.LVL13:
 315:Src/system_stm32f4xx.c ****       {
 360              		.loc 1 315 7 is_stmt 1 view .LVU110
ARM GAS  /tmp/ccCDz6tS.s 			page 16


 315:Src/system_stm32f4xx.c ****       {
 361              		.loc 1 315 10 is_stmt 0 view .LVU111
 362 004a 12F4800F 		tst	r2, #4194304
 363 004e 13D0     		beq	.L22
 318:Src/system_stm32f4xx.c ****       }
 364              		.loc 1 318 9 is_stmt 1 view .LVU112
 318:Src/system_stm32f4xx.c ****       }
 365              		.loc 1 318 29 is_stmt 0 view .LVU113
 366 0050 124A     		ldr	r2, .L25+16
 367              	.LVL14:
 318:Src/system_stm32f4xx.c ****       }
 368              		.loc 1 318 29 view .LVU114
 369 0052 B2FBF3F2 		udiv	r2, r2, r3
 318:Src/system_stm32f4xx.c ****       }
 370              		.loc 1 318 44 view .LVU115
 371 0056 0D4B     		ldr	r3, .L25
 372              	.LVL15:
 318:Src/system_stm32f4xx.c ****       }
 373              		.loc 1 318 44 view .LVU116
 374 0058 5B68     		ldr	r3, [r3, #4]
 318:Src/system_stm32f4xx.c ****       }
 375              		.loc 1 318 74 view .LVU117
 376 005a C3F38813 		ubfx	r3, r3, #6, #9
 318:Src/system_stm32f4xx.c ****       }
 377              		.loc 1 318 16 view .LVU118
 378 005e 03FB02F3 		mul	r3, r3, r2
 379              	.LVL16:
 380              	.L23:
 326:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 381              		.loc 1 326 7 is_stmt 1 view .LVU119
 326:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 382              		.loc 1 326 20 is_stmt 0 view .LVU120
 383 0062 0A4A     		ldr	r2, .L25
 384 0064 5268     		ldr	r2, [r2, #4]
 326:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 385              		.loc 1 326 50 view .LVU121
 386 0066 C2F30142 		ubfx	r2, r2, #16, #2
 326:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 387              		.loc 1 326 56 view .LVU122
 388 006a 0132     		adds	r2, r2, #1
 326:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 389              		.loc 1 326 12 view .LVU123
 390 006c 5200     		lsls	r2, r2, #1
 391              	.LVL17:
 327:Src/system_stm32f4xx.c ****       break;
 392              		.loc 1 327 7 is_stmt 1 view .LVU124
 327:Src/system_stm32f4xx.c ****       break;
 393              		.loc 1 327 31 is_stmt 0 view .LVU125
 394 006e B3FBF2F3 		udiv	r3, r3, r2
 395              	.LVL18:
 327:Src/system_stm32f4xx.c ****       break;
 396              		.loc 1 327 23 view .LVU126
 397 0072 074A     		ldr	r2, .L25+4
 398              	.LVL19:
 327:Src/system_stm32f4xx.c ****       break;
 399              		.loc 1 327 23 view .LVU127
 400 0074 1360     		str	r3, [r2]
ARM GAS  /tmp/ccCDz6tS.s 			page 17


 328:Src/system_stm32f4xx.c ****     default:
 401              		.loc 1 328 7 is_stmt 1 view .LVU128
 402 0076 D3E7     		b	.L21
 403              	.LVL20:
 404              	.L22:
 323:Src/system_stm32f4xx.c ****       }
 405              		.loc 1 323 9 view .LVU129
 323:Src/system_stm32f4xx.c ****       }
 406              		.loc 1 323 29 is_stmt 0 view .LVU130
 407 0078 064A     		ldr	r2, .L25+8
 408              	.LVL21:
 323:Src/system_stm32f4xx.c ****       }
 409              		.loc 1 323 29 view .LVU131
 410 007a B2FBF3F2 		udiv	r2, r2, r3
 323:Src/system_stm32f4xx.c ****       }
 411              		.loc 1 323 44 view .LVU132
 412 007e 034B     		ldr	r3, .L25
 413              	.LVL22:
 323:Src/system_stm32f4xx.c ****       }
 414              		.loc 1 323 44 view .LVU133
 415 0080 5B68     		ldr	r3, [r3, #4]
 323:Src/system_stm32f4xx.c ****       }
 416              		.loc 1 323 74 view .LVU134
 417 0082 C3F38813 		ubfx	r3, r3, #6, #9
 323:Src/system_stm32f4xx.c ****       }
 418              		.loc 1 323 16 view .LVU135
 419 0086 03FB02F3 		mul	r3, r3, r2
 420              	.LVL23:
 323:Src/system_stm32f4xx.c ****       }
 421              		.loc 1 323 16 view .LVU136
 422 008a EAE7     		b	.L23
 423              	.L26:
 424              		.align	2
 425              	.L25:
 426 008c 00380240 		.word	1073887232
 427 0090 00000000 		.word	.LANCHOR0
 428 0094 0024F400 		.word	16000000
 429 0098 00000000 		.word	.LANCHOR1
 430 009c 40787D01 		.word	25000000
 431              		.cfi_endproc
 432              	.LFE131:
 434              		.global	AHBPrescTable
 435              		.global	SystemCoreClock
 436              		.section	.data.AHBPrescTable,"aw"
 437              		.align	2
 438              		.set	.LANCHOR1,. + 0
 441              	AHBPrescTable:
 442 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 442      00000000 
 442      01020304 
 442      06
 443 000d 070809   		.ascii	"\007\010\011"
 444              		.section	.data.SystemCoreClock,"aw"
 445              		.align	2
 446              		.set	.LANCHOR0,. + 0
 449              	SystemCoreClock:
 450 0000 007A030A 		.word	168000000
ARM GAS  /tmp/ccCDz6tS.s 			page 18


 451              		.text
 452              	.Letext0:
 453              		.file 2 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 454              		.file 3 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 455              		.file 4 "Drivers/CMSIS/Core/Include/core_cm4.h"
 456              		.file 5 "Inc/system_stm32f4xx.h"
 457              		.file 6 "Inc/stm32f4xx.h"
ARM GAS  /tmp/ccCDz6tS.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccCDz6tS.s:18     .text.SetSysClock:0000000000000000 $t
     /tmp/ccCDz6tS.s:25     .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccCDz6tS.s:186    .text.SetSysClock:00000000000000b4 $d
     /tmp/ccCDz6tS.s:194    .text.SystemInit:0000000000000000 $t
     /tmp/ccCDz6tS.s:201    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccCDz6tS.s:258    .text.SystemInit:0000000000000044 $d
     /tmp/ccCDz6tS.s:265    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccCDz6tS.s:272    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccCDz6tS.s:426    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccCDz6tS.s:441    .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccCDz6tS.s:449    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccCDz6tS.s:437    .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccCDz6tS.s:445    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
