#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e0320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d3d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1815750 .functor NOT 1, L_0x1817050, C4<0>, C4<0>, C4<0>;
L_0x1816db0 .functor XOR 1, L_0x1816c50, L_0x1816d10, C4<0>, C4<0>;
L_0x1816f40 .functor XOR 1, L_0x1816db0, L_0x1816e70, C4<0>, C4<0>;
v0x1814a80_0 .net *"_ivl_10", 0 0, L_0x1816e70;  1 drivers
v0x1814b80_0 .net *"_ivl_12", 0 0, L_0x1816f40;  1 drivers
v0x1814c60_0 .net *"_ivl_2", 0 0, L_0x1816bb0;  1 drivers
v0x1814d50_0 .net *"_ivl_4", 0 0, L_0x1816c50;  1 drivers
v0x1814e30_0 .net *"_ivl_6", 0 0, L_0x1816d10;  1 drivers
v0x1814f60_0 .net *"_ivl_8", 0 0, L_0x1816db0;  1 drivers
v0x1815040_0 .var "clk", 0 0;
v0x18150e0_0 .var/2u "stats1", 159 0;
v0x18151a0_0 .var/2u "strobe", 0 0;
v0x18152f0_0 .net "tb_match", 0 0, L_0x1817050;  1 drivers
v0x18153b0_0 .net "tb_mismatch", 0 0, L_0x1815750;  1 drivers
v0x1815470_0 .net "x", 0 0, v0x1811f90_0;  1 drivers
v0x1815510_0 .net "y", 0 0, v0x1812050_0;  1 drivers
v0x18155b0_0 .net "z_dut", 0 0, L_0x1816a20;  1 drivers
v0x1815680_0 .net "z_ref", 0 0, L_0x18158c0;  1 drivers
L_0x1816bb0 .concat [ 1 0 0 0], L_0x18158c0;
L_0x1816c50 .concat [ 1 0 0 0], L_0x18158c0;
L_0x1816d10 .concat [ 1 0 0 0], L_0x1816a20;
L_0x1816e70 .concat [ 1 0 0 0], L_0x18158c0;
L_0x1817050 .cmp/eeq 1, L_0x1816bb0, L_0x1816f40;
S_0x17e79a0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x17d3d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1815820 .functor NOT 1, v0x1812050_0, C4<0>, C4<0>, C4<0>;
L_0x18158c0 .functor OR 1, v0x1811f90_0, L_0x1815820, C4<0>, C4<0>;
v0x17e1800_0 .net *"_ivl_0", 0 0, L_0x1815820;  1 drivers
v0x17e18a0_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x1811a90_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1811b30_0 .net "z", 0 0, L_0x18158c0;  alias, 1 drivers
S_0x1811c70 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x17d3d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1811eb0_0 .net "clk", 0 0, v0x1815040_0;  1 drivers
v0x1811f90_0 .var "x", 0 0;
v0x1812050_0 .var "y", 0 0;
E_0x17bd0d0 .event negedge, v0x1811eb0_0;
E_0x17bd250/0 .event negedge, v0x1811eb0_0;
E_0x17bd250/1 .event posedge, v0x1811eb0_0;
E_0x17bd250 .event/or E_0x17bd250/0, E_0x17bd250/1;
S_0x18120f0 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x17d3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1816860 .functor XOR 1, L_0x1815b20, L_0x1815f20, C4<0>, C4<0>;
L_0x18168d0 .functor NOT 1, L_0x1816700, C4<0>, C4<0>, C4<0>;
L_0x1816960 .functor AND 1, L_0x18160f0, L_0x18168d0, C4<1>, C4<1>;
L_0x1816a20 .functor XOR 1, L_0x1816860, L_0x1816960, C4<0>, C4<0>;
v0x1814060_0 .net *"_ivl_0", 0 0, L_0x1816860;  1 drivers
v0x1814140_0 .net *"_ivl_2", 0 0, L_0x18168d0;  1 drivers
v0x1814220_0 .net *"_ivl_4", 0 0, L_0x1816960;  1 drivers
v0x18142e0_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x1814380_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1814470_0 .net "z", 0 0, L_0x1816a20;  alias, 1 drivers
v0x1814530_0 .net "z1", 0 0, L_0x1815b20;  1 drivers
v0x18145d0_0 .net "z2", 0 0, L_0x1815f20;  1 drivers
v0x18146a0_0 .net "z3", 0 0, L_0x18160f0;  1 drivers
v0x1814800_0 .net "z4", 0 0, L_0x1816700;  1 drivers
S_0x18122d0 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0x18120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1815a90 .functor XOR 1, v0x1811f90_0, v0x1812050_0, C4<0>, C4<0>;
L_0x1815b20 .functor AND 1, L_0x1815a90, v0x1811f90_0, C4<1>, C4<1>;
v0x1812540_0 .net *"_ivl_0", 0 0, L_0x1815a90;  1 drivers
v0x1812640_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x1812750_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1812840_0 .net "z", 0 0, L_0x1815b20;  alias, 1 drivers
S_0x1812940 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0x18120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1816080 .functor XOR 1, v0x1811f90_0, v0x1812050_0, C4<0>, C4<0>;
L_0x18160f0 .functor AND 1, L_0x1816080, v0x1811f90_0, C4<1>, C4<1>;
v0x1812b90_0 .net *"_ivl_0", 0 0, L_0x1816080;  1 drivers
v0x1812c90_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x1812d50_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1812df0_0 .net "z", 0 0, L_0x18160f0;  alias, 1 drivers
S_0x1812ef0 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0x18120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1815c50 .functor NOT 1, v0x1812050_0, C4<0>, C4<0>, C4<0>;
L_0x1815ce0 .functor AND 1, v0x1811f90_0, L_0x1815c50, C4<1>, C4<1>;
L_0x1815dc0 .functor NOT 1, v0x1811f90_0, C4<0>, C4<0>, C4<0>;
L_0x1815e30 .functor AND 1, L_0x1815dc0, v0x1812050_0, C4<1>, C4<1>;
L_0x1815f20 .functor OR 1, L_0x1815ce0, L_0x1815e30, C4<0>, C4<0>;
v0x1813170_0 .net *"_ivl_0", 0 0, L_0x1815c50;  1 drivers
v0x1813250_0 .net *"_ivl_2", 0 0, L_0x1815ce0;  1 drivers
v0x1813330_0 .net *"_ivl_4", 0 0, L_0x1815dc0;  1 drivers
v0x1813420_0 .net *"_ivl_6", 0 0, L_0x1815e30;  1 drivers
v0x1813500_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x18135f0_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1813720_0 .net "z", 0 0, L_0x1815f20;  alias, 1 drivers
S_0x1813860 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0x18120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1816220 .functor NOT 1, v0x1812050_0, C4<0>, C4<0>, C4<0>;
L_0x18162b0 .functor AND 1, v0x1811f90_0, L_0x1816220, C4<1>, C4<1>;
L_0x1816390 .functor NOT 1, v0x1811f90_0, C4<0>, C4<0>, C4<0>;
L_0x1816610 .functor AND 1, L_0x1816390, v0x1812050_0, C4<1>, C4<1>;
L_0x1816700 .functor OR 1, L_0x18162b0, L_0x1816610, C4<0>, C4<0>;
v0x1813a60_0 .net *"_ivl_0", 0 0, L_0x1816220;  1 drivers
v0x1813b60_0 .net *"_ivl_2", 0 0, L_0x18162b0;  1 drivers
v0x1813c40_0 .net *"_ivl_4", 0 0, L_0x1816390;  1 drivers
v0x1813d00_0 .net *"_ivl_6", 0 0, L_0x1816610;  1 drivers
v0x1813de0_0 .net "x", 0 0, v0x1811f90_0;  alias, 1 drivers
v0x1813e80_0 .net "y", 0 0, v0x1812050_0;  alias, 1 drivers
v0x1813f20_0 .net "z", 0 0, L_0x1816700;  alias, 1 drivers
S_0x18148d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x17d3d40;
 .timescale -12 -12;
E_0x17bf6b0 .event anyedge, v0x18151a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18151a0_0;
    %nor/r;
    %assign/vec4 v0x18151a0_0, 0;
    %wait E_0x17bf6b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1811c70;
T_1 ;
    %wait E_0x17bd250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1812050_0, 0;
    %assign/vec4 v0x1811f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1811c70;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17bd0d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17d3d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1815040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18151a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17d3d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1815040_0;
    %inv;
    %store/vec4 v0x1815040_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17d3d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1811eb0_0, v0x18153b0_0, v0x1815470_0, v0x1815510_0, v0x1815680_0, v0x18155b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17d3d40;
T_6 ;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17d3d40;
T_7 ;
    %wait E_0x17bd250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18150e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18150e0_0, 4, 32;
    %load/vec4 v0x18152f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18150e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18150e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18150e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1815680_0;
    %load/vec4 v0x1815680_0;
    %load/vec4 v0x18155b0_0;
    %xor;
    %load/vec4 v0x1815680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18150e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x18150e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18150e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/mt2015_q4/iter5/response2/top_module.sv";
