Release 8.2.02i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ethernet_mac_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ethernet_mac_wrapper.ngc"

---- Source Options
Top Module Name                    : ethernet_mac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" in Library opb_ethernetlite_v1_01_b.
Package <mac_pkg> compiled.
Package body <mac_pkg> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <LFSR16> compiled.
Entity <LFSR16> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <cntr5bit> compiled.
Entity <cntr5bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <defer_state> compiled.
Entity <defer_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <CRCNibShiftReg> compiled.
Entity <CRCNibShiftReg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_a.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_a.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <RAM16x4> compiled.
Entity <RAM16x4> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <CRCGentx> compiled.
Entity <CRCGentx> (Architecture <arch1>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <tx_intrfce> compiled.
Entity <tx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <tx_state_3> compiled.
Entity <tx_state_3> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <deferral> compiled.
Entity <deferral> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <msh_cnt> compiled.
Entity <msh_cnt> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <bocntr> compiled.
Entity <bocntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <rx_state> compiled.
Entity <rx_state> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <rx_intrfce> compiled.
Entity <rx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <CRCGenrx> compiled.
Entity <CRCGenrx> (Architecture <arch1>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <receive> compiled.
Entity <receive> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/transmit_2.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <transmit> compiled.
Entity <transmit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <MacAddrRAM> compiled.
Entity <MacAddrRAM> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <opb_ipif_ssp1> compiled.
Entity <opb_ipif_ssp1> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <emac> compiled.
Entity <emac> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <emac_dpram> compiled.
Entity <emac_dpram> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" in Library lib_common_v1_00_a.
Entity <addr_iet_inc_ip_bus> compiled.
Entity <addr_iet_inc_ip_bus> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <xemac> compiled.
Entity <xemac> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr16bit.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <cntr16bit> compiled.
Entity <cntr16bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr4bit.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <cntr4bit> compiled.
Entity <cntr4bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr11bit.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <cntr11bit> compiled.
Entity <cntr11bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr12bit.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <cntr12bit> compiled.
Entity <cntr12bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/nibshiftin.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <nibshiftin> compiled.
Entity <nibshiftin> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/nibshiftdain.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <nibshiftdain> compiled.
Entity <nibshiftdain> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rxlengthcntr.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <rxlengthcntr> compiled.
Entity <rxlengthcntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/dacheck.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <dacheck> compiled.
Entity <dacheck> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rxCrcNibCnt.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <rxCrcNibCnt> compiled.
Entity <rxCrcNibCnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/nibshiftout.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <nibshiftout> compiled.
Entity <nibshiftout> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/colretrycnt.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <colretrycnt> compiled.
Entity <colretrycnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/colwindownibcnt.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <colwindownibcnt> compiled.
Entity <colwindownibcnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/jamtxnibcnt.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <jamtxnibcnt> compiled.
Entity <jamtxnibcnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" in Library opb_ethernetlite_v1_01_b.
Entity <opb_ethernetlite> compiled.
Entity <opb_ethernetlite> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/ethernet_mac_wrapper.vhd" in Library work.
Entity <ethernet_mac_wrapper> compiled.
Entity <ethernet_mac_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ethernet_mac_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_ethernetlite> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_DUPLEX = 1
	C_HIGHADDR = "01000000111000001111111111111111"
	C_FAMILY = "virtex2p"
	C_OPB_CLK_PERIOD_PS = 10000
	C_BASEADDR = "01000000111000000000000000000000"
	C_RX_PING_PONG = 1
	C_TX_PING_PONG = 1
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Analyzing hierarchy for entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (architecture <implementation>) with generics.
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = false
	C_IP_ADDR_INC_VALUE = 48

INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Analyzing hierarchy for entity <xemac> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	NODE_MAC = "000000000000000001011110000000001111101011001110"
	C_DUPLEX = 1
	C_RX_PING_PONG = 1
	C_OPB_DWIDTH = 32
	C_TX_PING_PONG = 1
	C_BASEADDR = "01000000111000000000000000000000"
	C_OPB_AWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000111000001111111111111111"
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Analyzing hierarchy for entity <opb_ipif_ssp1> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_HIGHADDR = "01000000111000001111111111111111"
	C_OPB_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_OPB_AWIDTH = 32
	C_BASEADDR = "01000000111000000000000000000000"

Analyzing hierarchy for entity <emac> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	NODE_MAC = "000000000000000001011110000000001111101011001110"
	C_DUPLEX = 1

Analyzing hierarchy for entity <emac_dpram> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v3_01_a> (architecture <imp>) with generics.
	C_INCLUDE_WR_BUF = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_DEV_BURST_ENABLE = 0
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_DEV_BLK_ID = 1
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000111000000000000000000000",
	                          "0000000000000000000000000000000001000000111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_ARD_ID_ARRAY = (100)
	C_IP_INTR_MODE_ARRAY = (1)
	C_INCLUDE_ADDR_CNTR = 0
	C_OPB_AWIDTH = 32
	C_PIPELINE_MODEL = 4
	C_OPB_DWIDTH = 32

Analyzing hierarchy for entity <receive> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <transmit> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_DUPLEX = 1

Analyzing hierarchy for entity <MacAddrRAM> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	Filler = "0000000000000000"
	MACAddr = "000000000000000001011110000000001111101011001110"

Analyzing hierarchy for entity <opb_bam> in library <opb_ipif_v3_01_a> (architecture <implementation>) with generics.
	C_INCLUDE_WR_BUF = 0
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (100)
	C_DEV_MIR_ENABLE = 0
	C_PIPELINE_MODEL = 4
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000111000000000000000000000",
	                          "0000000000000000000000000000000001000000111000001111111111111111")
	C_OPB_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_OPB_AWIDTH = 32
	C_INCLUDE_ADDR_CNTR = 0
	C_IP_INTR_MODE_ARRAY = (1)
	C_DEV_BURST_ENABLE = 0
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 1
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <rx_state> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	C_DUPLEX = 1

Analyzing hierarchy for entity <rx_intrfce> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <crcgenrx> in library <opb_ethernetlite_v1_01_b> (architecture <arch1>).

Analyzing hierarchy for entity <crcgentx> in library <opb_ethernetlite_v1_01_b> (architecture <arch1>).

Analyzing hierarchy for entity <tx_intrfce> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_RESET_VALUE = "000000000000"
	C_LD_OFFSET = 0
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12

Analyzing hierarchy for entity <tx_state_3> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>) with generics.
	C_DUPLEX = 1

Analyzing hierarchy for entity <deferral> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>).

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_WIDTH = 12
	C_REG_WIDTH = 12
	C_LD_WIDTH = 12
	C_LD_OFFSET = 0
	C_AD_OFFSET = 0
	C_RESET_VALUE = "000000000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_LD_WIDTH = 4
	C_AD_WIDTH = 4
	C_REG_WIDTH = 4
	C_LD_OFFSET = 0
	C_RESET_VALUE = "1000"
	C_AD_OFFSET = 0

Analyzing hierarchy for entity <RAM16x4> in library <opb_ethernetlite_v1_01_b> (architecture <imp>) with generics.
	INIT_03 = "0000000000000000"
	INIT_00 = "0000000000000000"
	INIT_02 = "1010111111101100"
	INIT_01 = "1110010100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "01000000111000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AW = 16
	C_BAR = "0000000000000000"
	C_AB = 0

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_DWIDTH = 32
	C_SMALLEST = 32
	C_AWIDTH = 32

Analyzing hierarchy for entity <CRCNibShiftReg> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>).

Analyzing hierarchy for entity <cntr5bit> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>).

Analyzing hierarchy for entity <defer_state> in library <opb_ethernetlite_v1_01_b> (architecture <implementation>).

WARNING:Xst:2591 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1008: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ethernet_mac_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  opb_ethernetlite_v1_01_b" for unit <ethernet_mac_wrapper>.
WARNING:Xst:37 - Unknown property "ALERT".
WARNING:Xst:37 - Unknown property "HDL".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "PAY_CORE".
WARNING:Xst:37 - Unknown property "SIM_MODELS".
WARNING:Xst:37 - Unknown property "STYLE".
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_tx_clk> in unit <opb_ethernetlite>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_rx_clk> in unit <opb_ethernetlite>.
    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb_ethernetlite>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb_ethernetlite>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "PAY_CORE".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "SIM_MODELS".
WARNING:Xst:37 - Unknown property "ALERT".
WARNING:Xst:37 - Unknown property "STYLE".
WARNING:Xst:37 - Unknown property "HDL".
Entity <ethernet_mac_wrapper> analyzed. Unit <ethernet_mac_wrapper> generated.

Analyzing generic Entity <opb_ethernetlite> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_BASEADDR = "01000000111000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000111000001111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
	C_RX_PING_PONG = 1
	C_TX_PING_PONG = 1
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_tx_clk> in unit <opb_ethernetlite> (previous value was "USELOWSKEWLINES yes").
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_rx_clk> in unit <opb_ethernetlite> (previous value was "USELOWSKEWLINES yes").
    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb_ethernetlite>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb_ethernetlite>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 490: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[3].RX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 498: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[3].TX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 490: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[2].RX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 498: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[2].TX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 490: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[1].RX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 498: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[1].TX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 490: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[0].RX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 498: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN[0].TX_FF_I> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 513: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN2.DVD_FF> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 521: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN2.RER_FF> in unit <opb_ethernetlite>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd" line 529: Instantiating black box module <FDRE>.
    Set user-defined property "iob =  true" for instance <IOFFS_GEN2.TEN_FF> in unit <opb_ethernetlite>.
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Entity <opb_ethernetlite> analyzed. Unit <opb_ethernetlite> generated.

Analyzing generic Entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (Architecture <implementation>).
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = false
	C_IP_ADDR_INC_VALUE = 48
Entity <addr_iet_inc_ip_bus> analyzed. Unit <addr_iet_inc_ip_bus> generated.

Analyzing generic Entity <xemac> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_BASEADDR = "01000000111000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000111000001111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_RX_PING_PONG = 1
	C_TX_PING_PONG = 1
	NODE_MAC = "000000000000000001011110000000001111101011001110"
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 979: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1008: Instantiating black box module <SRL16E>.
    Set user-defined property "INIT =  1111" for instance <TX_PONG_GEN.PP_TOG_LUT_I> in unit <xemac>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1079: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1113: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1124: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  8000" for instance <GIE_EN_1_I> in unit <xemac>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1135: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  8000" for instance <GIE_EN_2_I> in unit <xemac>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1146: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  0100" for instance <GIE_EN_3_I> in unit <xemac>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 1157: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  8000" for instance <GIE_EN_I> in unit <xemac>.
Entity <xemac> analyzed. Unit <xemac> generated.

Analyzing generic Entity <opb_ipif_ssp1> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "01000000111000001111111111111111"
	C_OPB_AWIDTH = 32
	C_BASEADDR = "01000000111000000000000000000000"
	C_OPB_DWIDTH = 32
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_CS' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_AddrValid' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_BE' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_RNW' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_Burst' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd" line 297: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
Entity <opb_ipif_ssp1> analyzed. Unit <opb_ipif_ssp1> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v3_01_a> (Architecture <imp>).
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000111000000000000000000000",
	                          "0000000000000000000000000000000001000000111000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_ARD_ID_ARRAY = (100)
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (1)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> in library <opb_ipif_v3_01_a> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (100)
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001000000111000000000000000000000",
	                          "0000000000000000000000000000000001000000111000001111111111111111")
	C_DEV_MIR_ENABLE = 0
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (1)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2149: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2149: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2175: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2175: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2198: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2198: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
INFO:Xst:1304 - Contents of register <opb_seqaddr_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <opb_seqaddr_s0_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_burstrd_xferack_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_burstrd_xferack_d2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <bus2ip_burst_s1_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "01000000111000000000000000000000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BAR = "0000000000000000"
	C_AB = 0
	C_AW = 16
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_SMALLEST = 32
	C_AWIDTH = 32
	C_DWIDTH = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <emac> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"
	NODE_MAC = "000000000000000001011110000000001111101011001110"
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" line 403: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" line 411: Instantiating black box module <FDR>.
Entity <emac> analyzed. Unit <emac> generated.

Analyzing generic Entity <receive> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"
Entity <receive> analyzed. Unit <receive> generated.

Analyzing generic Entity <rx_state> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_DUPLEX = 1
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 301: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 333: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 358: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 373: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 393: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 408: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 426: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 444: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 463: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 482: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 501: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 520: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 539: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 558: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 577: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 596: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 615: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 634: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 653: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 674: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 692: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 707: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 721: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 740: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd" line 769: Instantiating black box module <FDR>.
Entity <rx_state> analyzed. Unit <rx_state> generated.

Analyzing generic Entity <rx_intrfce> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
Entity <rx_intrfce> analyzed. Unit <rx_intrfce> generated.

Analyzing Entity <crcgenrx> in library <opb_ethernetlite_v1_01_b> (Architecture <arch1>).
Entity <crcgenrx> analyzed. Unit <crcgenrx> generated.

Analyzing generic Entity <transmit> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
	C_DUPLEX = 1
	C_FAMILY = "virtex2p"
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/transmit_2.vhd" line 488: Unconnected output port 'fifo_rd_ack' of component 'tx_intrfce'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/transmit_2.vhd" line 488: Unconnected output port 'fifo_almost_empty' of component 'tx_intrfce'.
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing Entity <crcgentx> in library <opb_ethernetlite_v1_01_b> (Architecture <arch1>).
Entity <crcgentx> analyzed. Unit <crcgentx> generated.

Analyzing Entity <CRCNibShiftReg> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
Entity <CRCNibShiftReg> analyzed. Unit <CRCNibShiftReg> generated.

Analyzing generic Entity <tx_intrfce> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 140: Instantiating black box module <FDR>.
Entity <tx_intrfce> analyzed. Unit <tx_intrfce> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <tx_state_3> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
	C_DUPLEX = 1
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 389: Unconnected output port 'cntout' of component 'cntr5bit'.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 441: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 461: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 479: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 493: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 507: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 521: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 535: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 549: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 566: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 583: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 599: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 615: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 633: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 647: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 661: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 679: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 693: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 710: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 726: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 744: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 758: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 774: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 789: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 805: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 819: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 833: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 847: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 861: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 875: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 889: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 903: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 917: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 931: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 945: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 959: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 973: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 987: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 1001: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 1015: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 1029: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd" line 1043: Instantiating black box module <FDR>.
Entity <tx_state_3> analyzed. Unit <tx_state_3> generated.

Analyzing Entity <cntr5bit> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
Entity <cntr5bit> analyzed. Unit <cntr5bit> generated.

Analyzing Entity <deferral> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" line 153: Unconnected output port 'cntout' of component 'cntr5bit'.
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" line 165: Unconnected output port 'cntout' of component 'cntr5bit'.
Entity <deferral> analyzed. Unit <deferral> generated.

Analyzing Entity <defer_state> in library <opb_ethernetlite_v1_01_b> (Architecture <implementation>).
Entity <defer_state> analyzed. Unit <defer_state> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_ADD_SUB_NOT = true
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <MacAddrRAM> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	Filler = "0000000000000000"
	MACAddr = "000000000000000001011110000000001111101011001110"
Entity <MacAddrRAM> analyzed. Unit <MacAddrRAM> generated.

Analyzing generic Entity <RAM16x4> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	INIT_00 = "0000000000000000"
	INIT_01 = "1110010100000000"
	INIT_02 = "1010111111101100"
	INIT_03 = "0000000000000000"
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" line 96: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0220" for instance <ram16x1_0> in unit <RAM16x4>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" line 106: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0710" for instance <ram16x1_1> in unit <RAM16x4>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" line 116: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0e30" for instance <ram16x1_2> in unit <RAM16x4>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" line 126: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0f10" for instance <ram16x1_3> in unit <RAM16x4>.
Entity <RAM16x4> analyzed. Unit <RAM16x4> generated.

Analyzing generic Entity <emac_dpram> in library <opb_ethernetlite_v1_01_b> (Architecture <imp>).
	C_FAMILY = "virtex2p"
WARNING:Xst:753 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" line 224: Unconnected output port 'DOPB' of component 'RAMB16_S4_S36'.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" line 224: Instantiating black box module <RAMB16_S4_S36>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_RAMB16_S4_S9.I_DPB16_4_9> in unit <emac_dpram>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_RAMB16_S4_S9.I_DPB16_4_9> in unit <emac_dpram>.
Entity <emac_dpram> analyzed. Unit <emac_dpram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:1304 - Contents of register <sln_errack_s2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sln_toutsup_s2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sln_retry_s2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sln_retry_s1_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <postedwrack_s2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ip2bus_postedwrinh_s2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ip2bus_postedwrinh_s2_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sln_retry_s1_d2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_pw_xferack_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ip2bus_postedwrinh_s2_d2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_pw_xferack_d2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <addr_iet_inc_ip_bus>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd".
WARNING:Xst:647 - Input <Bus_Clk_in> is never used.
Unit <addr_iet_inc_ip_bus> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <crcgenrx>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd".
    Found 1-bit xor2 for signal <$xor0000> created at line 125.
    Found 1-bit xor2 for signal <$xor0001> created at line 125.
    Found 1-bit xor2 for signal <$xor0002> created at line 125.
    Found 1-bit xor2 for signal <$xor0003> created at line 125.
    Found 1-bit xor2 for signal <$xor0004> created at line 129.
    Found 1-bit xor2 for signal <$xor0005> created at line 129.
    Found 1-bit xor2 for signal <$xor0006> created at line 129.
    Found 1-bit xor2 for signal <$xor0007> created at line 129.
    Found 1-bit xor2 for signal <$xor0008> created at line 129.
    Found 1-bit xor2 for signal <$xor0009> created at line 129.
    Found 1-bit xor2 for signal <$xor0010> created at line 129.
    Found 1-bit xor2 for signal <$xor0011> created at line 129.
    Found 1-bit xor2 for signal <$xor0012> created at line 129.
    Found 1-bit xor2 for signal <$xor0013> created at line 129.
    Found 1-bit xor2 for signal <$xor0014> created at line 129.
    Found 1-bit xor2 for signal <$xor0015> created at line 129.
    Found 1-bit xor2 for signal <$xor0016> created at line 129.
    Found 1-bit xor2 for signal <$xor0017> created at line 129.
    Found 1-bit xor3 for signal <$xor0018> created at line 129.
    Found 1-bit xor3 for signal <$xor0019> created at line 129.
    Found 1-bit xor3 for signal <$xor0020> created at line 129.
    Found 1-bit xor3 for signal <$xor0021> created at line 129.
    Found 1-bit xor2 for signal <$xor0022> created at line 129.
    Found 1-bit xor3 for signal <$xor0023> created at line 129.
    Found 1-bit xor3 for signal <$xor0024> created at line 129.
    Found 1-bit xor2 for signal <$xor0025> created at line 129.
    Found 1-bit xor3 for signal <$xor0026> created at line 129.
    Found 1-bit xor3 for signal <$xor0027> created at line 129.
    Found 1-bit xor2 for signal <$xor0028> created at line 129.
    Found 1-bit xor2 for signal <$xor0029> created at line 129.
    Found 1-bit xor2 for signal <$xor0030> created at line 129.
    Found 1-bit xor2 for signal <$xor0032> created at line 129.
    Found 1-bit xor2 for signal <$xor0033> created at line 129.
    Found 1-bit xor2 for signal <$xor0034> created at line 129.
    Found 1-bit xor2 for signal <$xor0035> created at line 129.
    Found 1-bit xor2 for signal <$xor0036> created at line 129.
    Found 32-bit register for signal <crc_local>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <crcgenrx> synthesized.


Synthesizing Unit <CRCNibShiftReg>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd".
    Found 32-bit register for signal <nibData>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <CRCNibShiftReg> synthesized.


Synthesizing Unit <cntr5bit>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd".
    Found 5-bit down counter for signal <count>.
    Found 1-bit register for signal <zero_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cntr5bit> synthesized.


Synthesizing Unit <defer_state>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd".
    Found finite state machine <FSM_0> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | $or0000 (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | loadcntr                                       |
    | Power Up State     | loadcntr                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <defer_state> synthesized.


Synthesizing Unit <emac_dpram>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd".
Unit <emac_dpram> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <rx_state>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_state_2.vhd".
WARNING:Xst:647 - Input <emac_rx_rd_data_d1<4:5>> is never used.
WARNING:Xst:647 - Input <collision> is never used.
WARNING:Xst:647 - Input <rx_DPM_rd_data<1:2>> is never used.
WARNING:Xst:646 - Signal <rState_i> is assigned but never used.
    Found 4-bit 4-to-1 multiplexer for signal <rx_DPM_wr_data>.
    Found 4-bit comparator equal for signal <$cmp_eq0001> created at line 965.
    Found 1-bit 4-to-1 multiplexer for signal <checkingBroadcastAdr_i>.
    Found 1-bit register for signal <checkingBroadcastAdr_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <rx_state> synthesized.


Synthesizing Unit <rx_intrfce>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd".
WARNING:Xst:647 - Input <phy_tx_clk> is never used.
WARNING:Xst:647 - Input <phy_tx_en> is never used.
WARNING:Xst:647 - Input <phy_tx_data> is never used.
WARNING:Xst:647 - Input <internalWrapEn> is never used.
WARNING:Xst:646 - Signal <wrap_wr_en> is assigned but never used.
WARNING:Xst:1780 - Signal <wrap_data> is never used or assigned.
WARNING:Xst:1780 - Signal <wrap_fifo_full> is never used or assigned.
WARNING:Xst:1780 - Signal <wrap_rd_ack> is never used or assigned.
WARNING:Xst:1780 - Signal <txBusCombo> is never used or assigned.
WARNING:Xst:1780 - Signal <wrap_fifo_empty> is never used or assigned.
Unit <rx_intrfce> synthesized.


Synthesizing Unit <crcgentx>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd".
    Found 1-bit xor2 for signal <$xor0000> created at line 157.
    Found 1-bit xor2 for signal <$xor0001> created at line 157.
    Found 1-bit xor2 for signal <$xor0002> created at line 157.
    Found 1-bit xor2 for signal <$xor0003> created at line 157.
    Found 1-bit xor2 for signal <$xor0004> created at line 161.
    Found 1-bit xor2 for signal <$xor0005> created at line 161.
    Found 1-bit xor2 for signal <$xor0006> created at line 161.
    Found 1-bit xor2 for signal <$xor0007> created at line 161.
    Found 1-bit xor2 for signal <$xor0008> created at line 161.
    Found 1-bit xor2 for signal <$xor0009> created at line 161.
    Found 1-bit xor2 for signal <$xor0010> created at line 161.
    Found 1-bit xor2 for signal <$xor0011> created at line 161.
    Found 1-bit xor2 for signal <$xor0012> created at line 161.
    Found 1-bit xor2 for signal <$xor0013> created at line 161.
    Found 1-bit xor2 for signal <$xor0014> created at line 161.
    Found 1-bit xor2 for signal <$xor0015> created at line 161.
    Found 1-bit xor2 for signal <$xor0016> created at line 161.
    Found 1-bit xor2 for signal <$xor0017> created at line 161.
    Found 1-bit xor3 for signal <$xor0018> created at line 161.
    Found 1-bit xor3 for signal <$xor0019> created at line 161.
    Found 1-bit xor3 for signal <$xor0020> created at line 161.
    Found 1-bit xor3 for signal <$xor0021> created at line 161.
    Found 1-bit xor2 for signal <$xor0022> created at line 161.
    Found 1-bit xor3 for signal <$xor0023> created at line 161.
    Found 1-bit xor3 for signal <$xor0024> created at line 161.
    Found 1-bit xor2 for signal <$xor0025> created at line 161.
    Found 1-bit xor3 for signal <$xor0026> created at line 161.
    Found 1-bit xor3 for signal <$xor0027> created at line 161.
    Found 1-bit xor2 for signal <$xor0028> created at line 161.
    Found 1-bit xor2 for signal <$xor0029> created at line 161.
    Found 1-bit xor2 for signal <$xor0030> created at line 161.
    Found 1-bit xor2 for signal <$xor0032> created at line 161.
    Found 1-bit xor2 for signal <$xor0033> created at line 161.
    Found 1-bit xor2 for signal <$xor0034> created at line 161.
    Found 1-bit xor2 for signal <$xor0035> created at line 161.
    Found 1-bit xor2 for signal <$xor0036> created at line 161.
    Summary:
	inferred   8 Xor(s).
Unit <crcgentx> synthesized.


Synthesizing Unit <tx_intrfce>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd".
WARNING:Xst:1305 - Output <fifo_rd_ack> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <fifo_almost_empty> is never assigned. Tied to value 0.
Unit <tx_intrfce> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <tx_state_3>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/tx_state_3.vhd".
WARNING:Xst:647 - Input <phyCollision> is never used.
WARNING:Xst:647 - Input <txRst> is never used.
WARNING:Xst:647 - Input <busFifoWrNibbleCnt<0:7>> is never used.
WARNING:Xst:647 - Input <tx_DPM_rd_data<1>> is never used.
WARNING:Xst:646 - Signal <retrying> is assigned but never used.
WARNING:Xst:646 - Signal <waitdone_pre_sfd> is assigned but never used.
WARNING:Xst:646 - Signal <tState_i> is assigned but never used.
    Found 4x1-bit ROM for signal <mac_addr_ram_we>.
    Found 4x1-bit ROM for signal <tx_DPM_wr_rd_n>.
    Found 1-bit 4-to-1 multiplexer for signal <busFifoWrCntRst_i>.
    Found 1-bit register for signal <busFifoWrCntRst_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <phytx_en_i>.
    Found 1-bit register for signal <phytx_en_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <retrying_i>.
    Found 1-bit register for signal <retrying_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <txCrcEn_i>.
    Found 1-bit register for signal <txCrcEn_reg>.
    Summary:
	inferred   2 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <tx_state_3> synthesized.


Synthesizing Unit <deferral>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd".
Unit <deferral> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <RAM16x4>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd".
Unit <RAM16x4> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<0>> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <address_load> is assigned but never used.
WARNING:Xst:646 - Signal <sln_xferack_s1_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0><0>> is never used or assigned.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1><0>> is assigned but never used.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<2><0>> is assigned but never used.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_en> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_empty> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_xferack> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_errack> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_ack> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2bus_data> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_cs_s0_d1> is never used or assigned.
WARNING:Xst:646 - Signal <sln_retry_s1_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <wrdata_ack> is never used or assigned.
WARNING:Xst:1780 - Signal <cycle_active> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <ipic_pstage_ce> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_rst> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2intr_deadlock> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_error> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_error> is assigned but never used.
WARNING:Xst:646 - Signal <opb_xfer_start> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <opb_seqaddr_s0_d1> is assigned but never used.
WARNING:Xst:646 - Signal <last_pw_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <last_burstrd_xferack_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <wrbuf_addrack> is never used or assigned.
WARNING:Xst:646 - Signal <opb_xfer_done> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_retry> is assigned but never used.
WARNING:Xst:1780 - Signal <rdreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_burst_s1_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <cycle_abort_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <devicesel_s0> is never used or assigned.
WARNING:Xst:646 - Signal <rdfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_be_s0> is never used or assigned.
WARNING:Xst:646 - Signal <new_pw_s0_d1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <ip2bus_postedwrinh_s2_d2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_toutsup> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq> is never used or assigned.
WARNING:Xst:646 - Signal <last_xferack_s0> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2intr_deadlock> is assigned but never used.
    Found 1-bit register for signal <bus2ip_cs_hit_s0_d1<0>>.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <receive>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd".
WARNING:Xst:646 - Signal <fifo_full> is assigned but never used.
    Found 6-bit register for signal <emac_rx_rd_data_d1>.
    Found 1-bit register for signal <rxCrcEn_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <receive> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/transmit_2.vhd".
WARNING:Xst:646 - Signal <txExcessDefrlRst> is assigned but never used.
WARNING:Xst:646 - Signal <txLateColnRst> is assigned but never used.
WARNING:Xst:646 - Signal <initBackoff> is assigned but never used.
WARNING:Xst:646 - Signal <txColRetryCntEnbl> is assigned but never used.
WARNING:Xst:646 - Signal <jam_rst> is assigned but never used.
WARNING:Xst:1780 - Signal <txComboColRetryCntRst_n> is never used or assigned.
WARNING:Xst:646 - Signal <jamTxNibCntEnbl> is assigned but never used.
WARNING:Xst:646 - Signal <pre_sfd_done> is assigned but never used.
WARNING:Xst:646 - Signal <txColRetryCntRst_n> is assigned but never used.
WARNING:Xst:646 - Signal <jamTxComboNibCntEnbl> is assigned but never used.
WARNING:Xst:646 - Signal <txCntEnbl> is assigned but never used.
WARNING:Xst:1780 - Signal <phy_tx_en_i_n> is never used or assigned.
WARNING:Xst:1780 - Signal <txComboColRetryCntRst> is never used or assigned.
WARNING:Xst:646 - Signal <bus_combo<4>> is assigned but never used.
    Found 1-bit register for signal <fifo_tx_en>.
    Found 1-bit register for signal <phy_tx_en_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <transmit> synthesized.


Synthesizing Unit <MacAddrRAM>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd".
Unit <MacAddrRAM> synthesized.


Synthesizing Unit <emac>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd".
WARNING:Xst:646 - Signal <adjustedPacketLength<0:4>> is assigned but never used.
    Found 12-bit adder for signal <$addsub0000> created at line 465.
    Found 16-bit comparator greater for signal <$cmp_gt0000> created at line 524.
    Found 12-bit 4-to-1 multiplexer for signal <$mux0004>.
    Found 16-bit register for signal <mac_tx_frame_length>.
    Found 1-bit register for signal <phy_tx_clk_d1>.
    Found 1-bit register for signal <phy_tx_clk_d2>.
    Found 12-bit up counter for signal <rxbuffer_addr>.
    Found 12-bit register for signal <txbuffer_addr>.
    Found 1-bit register for signal <txClkEn>.
    Summary:
	inferred   1 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <emac> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_ipif_ssp1>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ipif_ssp1.vhd".
Unit <opb_ipif_ssp1> synthesized.


Synthesizing Unit <xemac>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd".
WARNING:Xst:646 - Signal <ZERO_IP2IP_ADDR> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_addr<11:12>> is assigned but never used.
WARNING:Xst:646 - Signal <Rx_idle> is assigned but never used.
WARNING:Xst:646 - Signal <temp_Bus2IP_Addr<0:18>> is assigned but never used.
    Found 1-bit register for signal <DPM_rd_ack>.
    Found 1-bit register for signal <DPM_wr_ack>.
    Found 1-bit register for signal <rx_pong_ping_l>.
    Found 1-bit register for signal <tx_pong_ping_l>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <xemac> synthesized.


Synthesizing Unit <opb_ethernetlite>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/xlpp/opb_ethernetlite_v1_01_b/hdl/vhdl/opb_ethernetlite.vhd".
Unit <opb_ethernetlite> synthesized.


Synthesizing Unit <ethernet_mac_wrapper>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/ethernet_mac_wrapper.vhd".
Unit <ethernet_mac_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 5-bit down counter                                    : 3
# Registers                                            : 72
 1-bit register                                        : 68
 12-bit register                                       : 1
 32-bit register                                       : 2
 6-bit register                                        : 1
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 72
 1-bit xor2                                            : 56
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_deferral_control/inst_deferral_state/thisState> on signal <thisState[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 loadcntr      | 00
 startifgp1cnt | 01
 startifgp2cnt | 11
 cntdone       | 10
---------------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 5-bit down counter                                    : 3
# Registers                                            : 272
 Flip-Flops                                            : 272
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 72
 1-bit xor2                                            : 56
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ethernet_mac_wrapper> ...

Optimizing unit <crcgentx> ...

Optimizing unit <opb_bam> ...

Optimizing unit <xemac> ...

Optimizing unit <emac> ...

Optimizing unit <transmit> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <crcgenrx> ...

Optimizing unit <CRCNibShiftReg> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <tx_state_3> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <rx_state> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/rx/emac_rx_rd_data_d1_5> is unconnected in block <ethernet_mac_wrapper>.
WARNING:Xst:1291 - FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/rx/emac_rx_rd_data_d1_4> is unconnected in block <ethernet_mac_wrapper>.
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state19a> in Unit <ethernet_mac_wrapper> is equivalent to the following 2 FFs/Latches : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state21a> <ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state21a> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/TX_PONG_GEN.TX_DONE_D1_I> in Unit <ethernet_mac_wrapper> is equivalent to the following FF/Latch : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state24a> 

Final Macro Processing ...

Processing Unit <ethernet_mac_wrapper> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_crcgentx/NSR/nibData_0> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_crcgentx/NSR/nibData_1> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_crcgentx/NSR/nibData_10> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_crcgentx/NSR/nibData_11> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ethernet_mac_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 287
 Flip-Flops                                            : 287

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ethernet_mac_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 126

Cell Usage :
# BELS                             : 728
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 22
#      LUT2                        : 80
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 62
#      LUT3_D                      : 1
#      LUT3_L                      : 4
#      LUT4                        : 328
#      LUT4_D                      : 11
#      LUT4_L                      : 13
#      MULT_AND                    : 28
#      MUXCY                       : 66
#      MUXF5                       : 51
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 287
#      FDR                         : 115
#      FDRE                        : 105
#      FDRSE                       : 14
#      FDS                         : 5
#      FDSE                        : 48
# RAMS                             : 8
#      RAM16X1S                    : 4
#      RAMB16_S4_S36               : 4
# Shift Registers                  : 1
#      SRL16E                      : 1
# Others                           : 2
#      ethernetlite_v1_01_b_dmem_v2: 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     283  out of  13696     2%  
 Number of Slice Flip Flops:           276  out of  27392     1%  
 Number of 4 input LUTs:               536  out of  27392     1%  
    Number used as logic:              531
    Number used as Shift registers:      1
    Number used as RAMs:                 4
 Number of IOs:                        126
 Number of bonded IOBs:                  0  out of    556     0%  
    IOB Flip Flops:                     11
 Number of BRAMs:                        4  out of    136     2%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
PHY_rx_clk                         | NONE(ethernet_mac/IOFFS_GEN[3].RX_FF_I)                  | 6     |
PHY_tx_clk                         | NONE(ethernet_mac/IOFFS_GEN[3].TX_FF_I)                  | 7     |
OPB_Clk                            | NONE(ethernet_mac/XEMAC_I/EMAC_I/rx/emac_rx_rd_data_d1_1)| 283   |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.372ns (Maximum Frequency: 135.642MHz)
   Minimum input arrival time before clock: 4.094ns
   Maximum output required time after clock: 4.649ns
   Maximum combinational path delay: 0.996ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 7.372ns (frequency: 135.642MHz)
  Total number of paths / destination ports: 24056 / 628
-------------------------------------------------------------------------
Delay:               7.372ns (Levels of Logic = 10)
  Source:            ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state34a (FF)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state6a (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state34a to ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state6a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.370   0.614  ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state34a (ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/chgMacAdr9)
     LUT4:I0->O            1   0.275   0.000  ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>30_SW0_F (N1286)
     MUXF5:I0->O           1   0.303   0.370  ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>30_SW0 (N1262)
     LUT4:I3->O            1   0.275   0.370  ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>65 (ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>_map336)
     LUT4:I3->O            1   0.275   0.000  ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>223_G (N1291)
     MUXF5:I1->O           8   0.303   0.478  ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>223 (ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>)
     RAM16X1S:A0->O        1   0.694   0.349  ethernet_mac/XEMAC_I/EMAC_I/nodemacaddrrami/ram16x4i/ram16x1_0 (ethernet_mac/XEMAC_I/EMAC_I/mac_addr_ram_data<3>)
     LUT4:I2->O            1   0.275   0.430  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/_xor000461 (ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/_xor0004_map389)
     LUT4_D:I1->O          4   0.275   0.431  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/_xor000490 (ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/_xor0004)
     LUT3_D:I2->O         10   0.275   0.529  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/readDestAdrNib12_D11 (ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/N16)
     LUT4:I2->O            1   0.275   0.000  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/readDestAdrNib2_D1 (ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/readDestAdrNib2_D)
     FDR:D                     0.208          ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state6a
    ----------------------------------------
    Total                      7.372ns (3.803ns logic, 3.569ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_tx_clk'
  Clock period: 1.367ns (frequency: 731.395MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.367ns (Levels of Logic = 1)
  Source:            ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en (FF)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/tx/phy_tx_en_i (FF)
  Source Clock:      PHY_tx_clk falling
  Destination Clock: PHY_tx_clk falling

  Data Path: ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en to ethernet_mac/XEMAC_I/EMAC_I/tx/phy_tx_en_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.370   0.514  ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en (ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en)
     LUT2:I0->O            1   0.275   0.000  ethernet_mac/XEMAC_I/EMAC_I/tx/_and00001 (ethernet_mac/XEMAC_I/EMAC_I/tx/_and0000)
     FDR:D                     0.208          ethernet_mac/XEMAC_I/EMAC_I/tx/phy_tx_en_i
    ----------------------------------------
    Total                      1.367ns (0.853ns logic, 0.514ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.536ns (Levels of Logic = 0)
  Source:            OPB_Rst (PAD)
  Destination:       ethernet_mac/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock: PHY_rx_clk rising

  Data Path: OPB_Rst to ethernet_mac/IOFFS_GEN[3].RX_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:R                    0.536          ethernet_mac/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      0.536ns (0.536ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.539ns (Levels of Logic = 0)
  Source:            ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:dout<5> (PAD)
  Destination:       ethernet_mac/IOFFS_GEN[3].TX_FF_I (FF)
  Destination Clock: PHY_tx_clk rising

  Data Path: ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:dout<5> to ethernet_mac/IOFFS_GEN[3].TX_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ethernetlite_v1_01_b_dmem_v2:dout<5>    1   0.000   0.331  ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO (ethernet_mac/phy_tx_data_i<3>)
     FDRE:D                    0.208          ethernet_mac/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      0.539ns (0.208ns logic, 0.331ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 2647 / 596
-------------------------------------------------------------------------
Offset:              4.094ns (Levels of Logic = 7)
  Source:            OPB_ABus<0> (PAD)
  Destination:       ethernet_mac/XEMAC_I/DPM_rd_ack (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_ABus<0> to ethernet_mac/XEMAC_I/DPM_rd_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.000  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/_and00001 (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.334   0.000  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.036   0.000  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.036   0.000  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           6   0.415   0.581  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/devicesel)
     LUT2:I0->O           70   0.275   0.861  ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/Bus2IP_AddrValid_inv1 (ethernet_mac/XEMAC_I/IPIF_I/OPB_IPIF_I/OPB_BAM_I/Bus2IP_AddrValid_inv)
     LUT4:I0->O            1   0.275   0.331  ethernet_mac/XEMAC_I/_or00031 (ethernet_mac/XEMAC_I/_or0003)
     FDR:R                     0.536          ethernet_mac/XEMAC_I/DPM_rd_ack
    ----------------------------------------
    Total                      4.094ns (2.320ns logic, 1.774ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.748ns (Levels of Logic = 0)
  Source:            ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en (FF)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:rd_en (PAD)
  Source Clock:      PHY_tx_clk falling

  Data Path: ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en to ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.370   0.378  ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en (ethernet_mac/XEMAC_I/EMAC_I/tx/fifo_tx_en)
    ethernetlite_v1_01_b_dmem_v2:rd_en        0.000          ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO
    ----------------------------------------
    Total                      0.748ns (0.370ns logic, 0.378ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 148 / 44
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 2)
  Source:            ethernet_mac/XEMAC_I/TX_PONG_GEN.PP_TOG_LUT_I (FF)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:din<5> (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: ethernet_mac/XEMAC_I/TX_PONG_GEN.PP_TOG_LUT_I to ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO:din<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         9   2.720   0.537  ethernet_mac/XEMAC_I/TX_PONG_GEN.PP_TOG_LUT_I (ethernet_mac/XEMAC_I/tx_pong_tog)
     LUT4_D:I3->O          2   0.275   0.396  ethernet_mac/XEMAC_I/EMAC_I/tx/emac_tx_wr_data<0>_SW1 (N1188)
     LUT4:I2->O            6   0.275   0.445  ethernet_mac/XEMAC_I/EMAC_I/tx/emac_tx_wr_data<0> (ethernet_mac/XEMAC_I/EMAC_I/tx/emac_tx_wr_data<0>)
    ethernetlite_v1_01_b_dmem_v2:din<5>        0.000          ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO
    ----------------------------------------
    Total                      4.649ns (3.270ns logic, 1.379ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ethernet_mac/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:din<5> (PAD)
  Source Clock:      PHY_rx_clk rising

  Data Path: ethernet_mac/IOFFS_GEN[3].RX_FF_I to ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:din<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.370   0.000  ethernet_mac/IOFFS_GEN[3].RX_FF_I (ethernet_mac/phy_rx_data_i<3>)
    ethernetlite_v1_01_b_dmem_v2:din<5>        0.000          ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               0.996ns (Levels of Logic = 1)
  Source:            ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:rd_ack (PAD)
  Destination:       ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:rd_en (PAD)

  Data Path: ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:rd_ack to ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ethernetlite_v1_01_b_dmem_v2:rd_ack   15   0.000   0.721  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO (ethernet_mac/XEMAC_I/EMAC_I/rx/rxBusFifoRdAck)
     LUT4:I1->O            0   0.275   0.000  ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/_and0007 (ethernet_mac/XEMAC_I/EMAC_I/rx/emac_rx_rd)
    ethernetlite_v1_01_b_dmem_v2:rd_en        0.000          ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO
    ----------------------------------------
    Total                      0.996ns (0.275ns logic, 0.721ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
CPU : 10.81 / 10.83 s | Elapsed : 11.00 / 11.00 s
 
--> 


Total memory usage is 208548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  396 (   0 filtered)
Number of infos    :   45 (   0 filtered)

