-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity KAN_lut_1_0_2_ROM_1P_LUTRAM_1R is 
    generic(
             DataWidth     : integer := 7; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 256
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of KAN_lut_1_0_2_ROM_1P_LUTRAM_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1111110", 1 => "1111110", 2 => "1111101", 3 => "1111101", 
    4 => "1111101", 5 => "1111100", 6 => "1111100", 7 => "1111100", 
    8 => "1111011", 9 => "1111011", 10 => "1111011", 11 => "1111011", 
    12 => "1111010", 13 => "1111010", 14 => "1111010", 15 => "1111001", 
    16 => "1111001", 17 => "1111001", 18 => "1111000", 19 => "1111000", 
    20 => "1111000", 21 => "1110111", 22 => "1110111", 23 => "1110110", 
    24 => "1110110", 25 => "1110110", 26 => "1110101", 27 => "1110101", 
    28 => "1110101", 29 => "1110100", 30 => "1110100", 31 => "1110100", 
    32 => "1110011", 33 => "1110011", 34 => "1110011", 35 => "1110010", 
    36 => "1110010", 37 => "1110010", 38 => "1110001", 39 => "1110001", 
    40 => "1110001", 41 => "1110000", 42 => "1110000", 43 => "1110000", 
    44 => "1101111", 45 => "1101111", 46 => "1101111", 47 => "1101110", 
    48 => "1101110", 49 => "1101110", 50 => "1101101", 51 => "1101101", 
    52 => "1101101", 53 => "1101100", 54 => "1101100", 55 => "1101100", 
    56 => "1101011", 57 => "1101011", 58 => "1101011", 59 => "1101011", 
    60 => "1101010", 61 => "1101010", 62 => "1101010", 63 => "1101001", 
    64 => "1101001", 65 => "1101001", 66 => "1101001", 67 => "1101000", 
    68 => "1101000", 69 => "1101000", 70 => "1101000", 71 => "1100111", 
    72 => "1100111", 73 => "1100111", 74 => "1100111", 75 => "1100110", 
    76 => "1100110", 77 => "1100110", 78 => "1100110", 79 => "1100110", 
    80 => "1100101", 81 => "1100101", 82 => "1100101", 83 => "1100101", 
    84 => "1100101", 85 => "1100100", 86 => "1100100", 87 => "1100100", 
    88 => "1100100", 89 => "1100100", 90 => "1100100", 91 => "1100100", 
    92 => "1100100", 93 => "1100011", 94 => "1100011", 95 => "1100011", 
    96 => "1100011", 97 => "1100011", 98 => "1100011", 99 => "1100011", 
    100 => "1100011", 101 => "1100011", 102 => "1100011", 103 => "1100011", 
    104 => "1100011", 105 => "1100011", 106 => "1100011", 107 => "1100011", 
    108 => "1100011", 109 => "1100011", 110 => "1100011", 111 => "1100100", 
    112 => "1100100", 113 => "1100100", 114 => "1100100", 115 => "1100100", 
    116 => "1100100", 117 => "1100100", 118 => "1100101", 119 => "1100101", 
    120 => "1100101", 121 => "1100101", 122 => "1100110", 123 => "1100110", 
    124 => "1100110", 125 => "1100110", 126 => "1100111", 127 => "1100111", 
    128 => "1100111", 129 => "1101000", 130 => "1101000", 131 => "1101000", 
    132 => "1101001", 133 => "1101001", 134 => "1101010", 135 => "1101010", 
    136 => "1101010", 137 => "1101011", 138 => "1101011", 139 => "1101100", 
    140 => "1101100", 141 => "1101101", 142 => "1101101", 143 => "1101110", 
    144 => "1101110", 145 => "1101111", 146 => "1101111", 147 => "1110000", 
    148 => "1110000", 149 => "1110001", 150 => "1110010", 151 => "1110010", 
    152 => "1110011", 153 => "1110011", 154 => "1110100", 155 => "1110101", 
    156 => "1110101", 157 => "1110110", 158 => "1110110", 159 => "1110111", 
    160 => "1111000", 161 => "1111000", 162 => "1111001", 163 => "1111010", 
    164 => "1111010", 165 => "1111011", 166 => "1111100", 167 => "1111100", 
    168 => "1111101", 169 => "1111110", 170 => "1111110", 171 => "1111111", 
    172 => "0000000", 173 => "0000000", 174 => "0000001", 175 => "0000010", 
    176 => "0000010", 177 => "0000011", 178 => "0000100", 179 => "0000101", 
    180 => "0000101", 181 => "0000110", 182 => "0000111", 183 => "0000111", 
    184 => "0001000", 185 => "0001001", 186 => "0001001", 187 => "0001010", 
    188 => "0001011", 189 => "0001011", 190 => "0001100", 191 => "0001101", 
    192 => "0001101", 193 => "0001110", 194 => "0001111", 195 => "0001111", 
    196 => "0010000", 197 => "0010001", 198 => "0010001", 199 => "0010010", 
    200 => "0010010", 201 => "0010011", 202 => "0010100", 203 => "0010100", 
    204 => "0010101", 205 => "0010110", 206 => "0010110", 207 => "0010111", 
    208 => "0010111", 209 => "0011000", 210 => "0011001", 211 => "0011001", 
    212 => "0011010", 213 => "0011010", 214 => "0011011", 215 => "0011100", 
    216 => "0011100", 217 => "0011101", 218 => "0011101", 219 => "0011110", 
    220 => "0011110", 221 => "0011111", 222 => "0100000", 223 => "0100000", 
    224 => "0100001", 225 => "0100001", 226 => "0100010", 227 => "0100010", 
    228 => "0100011", 229 => "0100011", 230 => "0100100", 231 => "0100100", 
    232 => "0100101", 233 => "0100101", 234 => "0100110", 235 => "0100111", 
    236 => "0100111", 237 => "0101000", 238 => "0101000", 239 => "0101001", 
    240 => "0101001", 241 => "0101010", 242 => "0101010", 243 => "0101011", 
    244 => "0101011", 245 => "0101100", 246 => "0101100", 247 => "0101101", 
    248 => "0101101", 249 => "0101110", 250 => "0101110", 251 => "0101111", 
    252 => "0101111", 253 => "0110000", 254 => "0110000", 255 => "0110001");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "select_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "distributed";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

