// Seed: 1520523794
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1
  );
  wire id_3 = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2, id_3, id_4, id_5;
  wire id_6;
  module_0 modCall_1 (id_3);
  integer id_7 = 1'b0;
  assign id_6 = id_2;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri1 id_3;
  assign id_3 = id_3 - id_1;
  assign module_0.id_3 = 0;
  wire id_4, id_5;
  wire id_6, id_7 = id_4;
  wire id_8;
  wire id_9;
endmodule
