part=xc7s100fgga676-2

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=10ns
syn.file=./src/fpga_systolic_array.cpp
syn.file=./src/fpga_systolic_array.h
tb.file=./tb
syn.top=systolic_mm
csim.sanitize_undefined=1
csim.sanitize_address=1
csim.clean=0