	component timestamp_timer is
		port (
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr            : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba              : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n           : out   std_logic;                                        -- cas_n
			sdram_wire_cke             : out   std_logic;                                        -- cke
			sdram_wire_cs_n            : out   std_logic;                                        -- cs_n
			sdram_wire_dq              : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm             : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n           : out   std_logic;                                        -- ras_n
			sdram_wire_we_n            : out   std_logic;                                        -- we_n
			timestamp_timer_address    : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- address
			timestamp_timer_writedata  : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			timestamp_timer_readdata   : out   std_logic_vector(15 downto 0);                    -- readdata
			timestamp_timer_chipselect : in    std_logic                     := 'X';             -- chipselect
			timestamp_timer_write_n    : in    std_logic                     := 'X'              -- write_n
		);
	end component timestamp_timer;

