{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752981389462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752981389462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 20 06:46:29 2025 " "Processing started: Sun Jul 20 06:46:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752981389462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752981389462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D -c D " "Command: quartus_map --read_settings_files=on --write_settings_files=off D -c D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752981389462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752981390091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2to1 " "Found entity 1: SM_2to1" {  } { { "../DSD_A3-main/Summation/SM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o M.v(2) " "Verilog HDL Declaration information at M.v(2): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "../DSD_A3-main/Summation/M.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/M.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1752981390233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/m.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_2to1 " "Found entity 1: M_2to1" {  } { { "../DSD_A3-main/Summation/M.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a HF.v(1) " "Verilog HDL Declaration information at HF.v(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../DSD_A3-main/Summation/HF.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/HF.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1752981390237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/hf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/hf.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../DSD_A3-main/Summation/HF.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/HF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../DSD_A3-main/Summation/FA.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/csa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_16bit " "Found entity 1: CSA_16bit" {  } { { "../DSD_A3-main/Summation/CSA.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/summation/a.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/summation/a.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "../DSD_A3-main/Summation/A.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/register/rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/register/rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../DSD_A3-main/Register/RF.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Register/RF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE SAM.v(9) " "Verilog HDL Declaration information at SAM.v(9): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1752981390258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/multiply/sam.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/multiply/sam.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAM " "Found entity 1: SAM" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE K.v(9) " "Verilog HDL Declaration information at K.v(9): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1752981390263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/multiply/k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/multiply/k.v" { { "Info" "ISGN_ENTITY_NAME" "1 K " "Found entity 1: K" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "M.v(14) " "Verilog HDL information at M.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../DSD_A3-main/Memory/M.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Memory/M.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1752981390268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/memory/m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/memory/m.v" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../DSD_A3-main/Memory/M.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Memory/M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Done DONE RD.v(10) " "Verilog HDL Declaration information at RD.v(10): object \"Done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1752981390270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/division/rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/division/rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Found entity 1: RD" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/datapath/d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/datapath/d.v" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "../DSD_A3-main/Datapath/D.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/control.unit/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/control.unit/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../DSD_A3-main/Control.Unit/CU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Control.Unit/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/oroji/desktop/dsd_a3-main/arithmetic.and.logical.unit/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/oroji/desktop/dsd_a3-main/arithmetic.and.logical.unit/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752981390280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752981390280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D " "Elaborating entity \"D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752981390358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control_unit " "Elaborating entity \"CU\" for hierarchy \"CU:control_unit\"" {  } { { "../DSD_A3-main/Datapath/D.v" "control_unit" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_PC CU.v(40) " "Verilog HDL or VHDL warning at CU.v(40): object \"load_PC\" assigned a value but never read" {  } { { "../DSD_A3-main/Control.Unit/CU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Control.Unit/CU.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1752981390425 "|D|CU:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CU.v(168) " "Verilog HDL assignment warning at CU.v(168): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Control.Unit/CU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Control.Unit/CU.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390430 "|D|CU:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:register_file " "Elaborating entity \"RF\" for hierarchy \"RF:register_file\"" {  } { { "../DSD_A3-main/Datapath/D.v" "register_file" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RF.v(15) " "Verilog HDL Always Construct warning at RF.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Register/RF.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Register/RF.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390446 "|D|RF:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M M:memory " "Elaborating entity \"M\" for hierarchy \"M:memory\"" {  } { { "../DSD_A3-main/Datapath/D.v" "memory" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "../DSD_A3-main/Datapath/D.v" "alu" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_done ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"add_done\" assigned a value but never read" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1752981390491 "|D|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub_done ALU.v(16) " "Verilog HDL or VHDL warning at ALU.v(16): object \"sub_done\" assigned a value but never read" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1752981390491 "|D|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_16bit ALU:alu\|CSA_16bit:adder " "Elaborating entity \"CSA_16bit\" for hierarchy \"ALU:alu\|CSA_16bit:adder\"" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "adder" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A ALU:alu\|CSA_16bit:adder\|A:A_0 " "Elaborating entity \"A\" for hierarchy \"ALU:alu\|CSA_16bit:adder\|A:A_0\"" {  } { { "../DSD_A3-main/Summation/CSA.v" "A_0" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/CSA.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:alu\|CSA_16bit:adder\|A:A_0\|FA:fa_0 " "Elaborating entity \"FA\" for hierarchy \"ALU:alu\|CSA_16bit:adder\|A:A_0\|FA:fa_0\"" {  } { { "../DSD_A3-main/Summation/A.v" "fa_0" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/A.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ALU:alu\|CSA_16bit:adder\|A:A_0\|FA:fa_0\|HA:ha_0 " "Elaborating entity \"HA\" for hierarchy \"ALU:alu\|CSA_16bit:adder\|A:A_0\|FA:fa_0\|HA:ha_0\"" {  } { { "../DSD_A3-main/Summation/FA.v" "ha_0" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/FA.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_2to1 ALU:alu\|CSA_16bit:adder\|M_2to1:m_0 " "Elaborating entity \"M_2to1\" for hierarchy \"ALU:alu\|CSA_16bit:adder\|M_2to1:m_0\"" {  } { { "../DSD_A3-main/Summation/CSA.v" "m_0" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/CSA.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2to1 ALU:alu\|CSA_16bit:adder\|SM_2to1:sm_0 " "Elaborating entity \"SM_2to1\" for hierarchy \"ALU:alu\|CSA_16bit:adder\|SM_2to1:sm_0\"" {  } { { "../DSD_A3-main/Summation/CSA.v" "sm_0" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Summation/CSA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K ALU:alu\|K:multiplier " "Elaborating entity \"K\" for hierarchy \"ALU:alu\|K:multiplier\"" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "multiplier" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 K.v(87) " "Verilog HDL assignment warning at K.v(87): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390699 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 K.v(88) " "Verilog HDL assignment warning at K.v(88): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390699 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplier_sign K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"multiplier_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390708 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicand_sign K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"multiplicand_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_multiplier K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"abs_multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_multiplicand K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"abs_multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_sign K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"result_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xl_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"xl_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xh_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"xh_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yl_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"yl_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yh_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"yh_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_x K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"sum_x\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_y K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"sum_y\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z0_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"z0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z2_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"z2_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_intermediate_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"z1_intermediate_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z1_reg K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"z1_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_product K.v(77) " "Verilog HDL Always Construct warning at K.v(77): inferring latch(es) for variable \"unsigned_product\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[0\] K.v(77) " "Inferred latch for \"unsigned_product\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[1\] K.v(77) " "Inferred latch for \"unsigned_product\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[2\] K.v(77) " "Inferred latch for \"unsigned_product\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[3\] K.v(77) " "Inferred latch for \"unsigned_product\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[4\] K.v(77) " "Inferred latch for \"unsigned_product\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[5\] K.v(77) " "Inferred latch for \"unsigned_product\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[6\] K.v(77) " "Inferred latch for \"unsigned_product\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[7\] K.v(77) " "Inferred latch for \"unsigned_product\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[8\] K.v(77) " "Inferred latch for \"unsigned_product\[8\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[9\] K.v(77) " "Inferred latch for \"unsigned_product\[9\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[10\] K.v(77) " "Inferred latch for \"unsigned_product\[10\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[11\] K.v(77) " "Inferred latch for \"unsigned_product\[11\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[12\] K.v(77) " "Inferred latch for \"unsigned_product\[12\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[13\] K.v(77) " "Inferred latch for \"unsigned_product\[13\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[14\] K.v(77) " "Inferred latch for \"unsigned_product\[14\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[15\] K.v(77) " "Inferred latch for \"unsigned_product\[15\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[16\] K.v(77) " "Inferred latch for \"unsigned_product\[16\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[17\] K.v(77) " "Inferred latch for \"unsigned_product\[17\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[18\] K.v(77) " "Inferred latch for \"unsigned_product\[18\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[19\] K.v(77) " "Inferred latch for \"unsigned_product\[19\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[20\] K.v(77) " "Inferred latch for \"unsigned_product\[20\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[21\] K.v(77) " "Inferred latch for \"unsigned_product\[21\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[22\] K.v(77) " "Inferred latch for \"unsigned_product\[22\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[23\] K.v(77) " "Inferred latch for \"unsigned_product\[23\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[24\] K.v(77) " "Inferred latch for \"unsigned_product\[24\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[25\] K.v(77) " "Inferred latch for \"unsigned_product\[25\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[26\] K.v(77) " "Inferred latch for \"unsigned_product\[26\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[27\] K.v(77) " "Inferred latch for \"unsigned_product\[27\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[28\] K.v(77) " "Inferred latch for \"unsigned_product\[28\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[29\] K.v(77) " "Inferred latch for \"unsigned_product\[29\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[30\] K.v(77) " "Inferred latch for \"unsigned_product\[30\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_product\[31\] K.v(77) " "Inferred latch for \"unsigned_product\[31\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[0\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[1\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[2\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[3\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[4\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[5\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[6\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[7\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[8\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[8\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[9\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[9\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390709 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[10\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[10\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[11\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[11\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[12\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[12\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[13\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[13\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[14\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[14\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z1_intermediate_reg\[15\] K.v(77) " "Inferred latch for \"z1_intermediate_reg\[15\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[0\] K.v(77) " "Inferred latch for \"z2_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[1\] K.v(77) " "Inferred latch for \"z2_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[2\] K.v(77) " "Inferred latch for \"z2_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[3\] K.v(77) " "Inferred latch for \"z2_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[4\] K.v(77) " "Inferred latch for \"z2_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[5\] K.v(77) " "Inferred latch for \"z2_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[6\] K.v(77) " "Inferred latch for \"z2_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[7\] K.v(77) " "Inferred latch for \"z2_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[8\] K.v(77) " "Inferred latch for \"z2_reg\[8\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[9\] K.v(77) " "Inferred latch for \"z2_reg\[9\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[10\] K.v(77) " "Inferred latch for \"z2_reg\[10\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[11\] K.v(77) " "Inferred latch for \"z2_reg\[11\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390716 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[12\] K.v(77) " "Inferred latch for \"z2_reg\[12\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390719 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[13\] K.v(77) " "Inferred latch for \"z2_reg\[13\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[14\] K.v(77) " "Inferred latch for \"z2_reg\[14\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z2_reg\[15\] K.v(77) " "Inferred latch for \"z2_reg\[15\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[0\] K.v(77) " "Inferred latch for \"z0_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[1\] K.v(77) " "Inferred latch for \"z0_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[2\] K.v(77) " "Inferred latch for \"z0_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[3\] K.v(77) " "Inferred latch for \"z0_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[4\] K.v(77) " "Inferred latch for \"z0_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[5\] K.v(77) " "Inferred latch for \"z0_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[6\] K.v(77) " "Inferred latch for \"z0_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[7\] K.v(77) " "Inferred latch for \"z0_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[8\] K.v(77) " "Inferred latch for \"z0_reg\[8\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[9\] K.v(77) " "Inferred latch for \"z0_reg\[9\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[10\] K.v(77) " "Inferred latch for \"z0_reg\[10\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[11\] K.v(77) " "Inferred latch for \"z0_reg\[11\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[12\] K.v(77) " "Inferred latch for \"z0_reg\[12\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[13\] K.v(77) " "Inferred latch for \"z0_reg\[13\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[14\] K.v(77) " "Inferred latch for \"z0_reg\[14\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z0_reg\[15\] K.v(77) " "Inferred latch for \"z0_reg\[15\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[0\] K.v(77) " "Inferred latch for \"sum_y\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390721 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[1\] K.v(77) " "Inferred latch for \"sum_y\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[2\] K.v(77) " "Inferred latch for \"sum_y\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[3\] K.v(77) " "Inferred latch for \"sum_y\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[4\] K.v(77) " "Inferred latch for \"sum_y\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[5\] K.v(77) " "Inferred latch for \"sum_y\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[6\] K.v(77) " "Inferred latch for \"sum_y\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_y\[7\] K.v(77) " "Inferred latch for \"sum_y\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[0\] K.v(77) " "Inferred latch for \"sum_x\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[1\] K.v(77) " "Inferred latch for \"sum_x\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[2\] K.v(77) " "Inferred latch for \"sum_x\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[3\] K.v(77) " "Inferred latch for \"sum_x\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[4\] K.v(77) " "Inferred latch for \"sum_x\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[5\] K.v(77) " "Inferred latch for \"sum_x\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[6\] K.v(77) " "Inferred latch for \"sum_x\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_x\[7\] K.v(77) " "Inferred latch for \"sum_x\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[0\] K.v(77) " "Inferred latch for \"yh_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390725 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[1\] K.v(77) " "Inferred latch for \"yh_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[2\] K.v(77) " "Inferred latch for \"yh_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[3\] K.v(77) " "Inferred latch for \"yh_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[4\] K.v(77) " "Inferred latch for \"yh_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[5\] K.v(77) " "Inferred latch for \"yh_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[6\] K.v(77) " "Inferred latch for \"yh_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yh_reg\[7\] K.v(77) " "Inferred latch for \"yh_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[0\] K.v(77) " "Inferred latch for \"yl_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[1\] K.v(77) " "Inferred latch for \"yl_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[2\] K.v(77) " "Inferred latch for \"yl_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[3\] K.v(77) " "Inferred latch for \"yl_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[4\] K.v(77) " "Inferred latch for \"yl_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[5\] K.v(77) " "Inferred latch for \"yl_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[6\] K.v(77) " "Inferred latch for \"yl_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yl_reg\[7\] K.v(77) " "Inferred latch for \"yl_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[0\] K.v(77) " "Inferred latch for \"xh_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[1\] K.v(77) " "Inferred latch for \"xh_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[2\] K.v(77) " "Inferred latch for \"xh_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[3\] K.v(77) " "Inferred latch for \"xh_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[4\] K.v(77) " "Inferred latch for \"xh_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[5\] K.v(77) " "Inferred latch for \"xh_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[6\] K.v(77) " "Inferred latch for \"xh_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xh_reg\[7\] K.v(77) " "Inferred latch for \"xh_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[0\] K.v(77) " "Inferred latch for \"xl_reg\[0\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[1\] K.v(77) " "Inferred latch for \"xl_reg\[1\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[2\] K.v(77) " "Inferred latch for \"xl_reg\[2\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[3\] K.v(77) " "Inferred latch for \"xl_reg\[3\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[4\] K.v(77) " "Inferred latch for \"xl_reg\[4\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[5\] K.v(77) " "Inferred latch for \"xl_reg\[5\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[6\] K.v(77) " "Inferred latch for \"xl_reg\[6\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl_reg\[7\] K.v(77) " "Inferred latch for \"xl_reg\[7\]\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sign K.v(77) " "Inferred latch for \"result_sign\" at K.v(77)" {  } { { "../DSD_A3-main/Multiply/K.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390726 "|D|ALU:alu|K:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAM ALU:alu\|K:multiplier\|SAM:mul0_inst " "Elaborating entity \"SAM\" for hierarchy \"ALU:alu\|K:multiplier\|SAM:mul0_inst\"" {  } { { "../DSD_A3-main/Multiply/K.v" "mul0_inst" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/K.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SAM.v(112) " "Verilog HDL assignment warning at SAM.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390749 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Product_D SAM.v(90) " "Verilog HDL Always Construct warning at SAM.v(90): inferring latch(es) for variable \"Product_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390749 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_D SAM.v(90) " "Verilog HDL Always Construct warning at SAM.v(90): inferring latch(es) for variable \"Count_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390749 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Multiplicand_D SAM.v(90) " "Verilog HDL Always Construct warning at SAM.v(90): inferring latch(es) for variable \"Multiplicand_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390749 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Multiplier_D SAM.v(90) " "Verilog HDL Always Construct warning at SAM.v(90): inferring latch(es) for variable \"Multiplier_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390749 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "State_D SAM.v(90) " "Verilog HDL Always Construct warning at SAM.v(90): inferring latch(es) for variable \"State_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390752 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.DONE SAM.v(90) " "Inferred latch for \"State_D.DONE\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390754 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.WORK SAM.v(90) " "Inferred latch for \"State_D.WORK\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390754 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.IDLE SAM.v(90) " "Inferred latch for \"State_D.IDLE\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390754 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[0\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[0\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[1\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[1\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[2\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[2\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[3\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[3\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[4\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[4\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[5\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[5\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[6\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[6\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[7\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[7\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[8\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[8\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[9\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[9\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[10\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[10\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[11\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[11\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[12\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[12\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[13\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[13\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[14\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[14\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplier_D\[15\] SAM.v(90) " "Inferred latch for \"Multiplier_D\[15\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[0\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[0\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[1\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[1\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[2\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[2\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[3\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[3\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[4\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[4\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[5\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[5\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390755 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[6\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[6\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[7\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[7\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[8\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[8\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[9\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[9\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[10\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[10\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[11\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[11\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[12\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[12\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[13\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[13\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[14\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[14\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Multiplicand_D\[15\] SAM.v(90) " "Inferred latch for \"Multiplicand_D\[15\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[0\] SAM.v(90) " "Inferred latch for \"Count_D\[0\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[1\] SAM.v(90) " "Inferred latch for \"Count_D\[1\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[2\] SAM.v(90) " "Inferred latch for \"Count_D\[2\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[3\] SAM.v(90) " "Inferred latch for \"Count_D\[3\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[0\] SAM.v(90) " "Inferred latch for \"Product_D\[0\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[1\] SAM.v(90) " "Inferred latch for \"Product_D\[1\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[2\] SAM.v(90) " "Inferred latch for \"Product_D\[2\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[3\] SAM.v(90) " "Inferred latch for \"Product_D\[3\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[4\] SAM.v(90) " "Inferred latch for \"Product_D\[4\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[5\] SAM.v(90) " "Inferred latch for \"Product_D\[5\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[6\] SAM.v(90) " "Inferred latch for \"Product_D\[6\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[7\] SAM.v(90) " "Inferred latch for \"Product_D\[7\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[8\] SAM.v(90) " "Inferred latch for \"Product_D\[8\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[9\] SAM.v(90) " "Inferred latch for \"Product_D\[9\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[10\] SAM.v(90) " "Inferred latch for \"Product_D\[10\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[11\] SAM.v(90) " "Inferred latch for \"Product_D\[11\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[12\] SAM.v(90) " "Inferred latch for \"Product_D\[12\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[13\] SAM.v(90) " "Inferred latch for \"Product_D\[13\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[14\] SAM.v(90) " "Inferred latch for \"Product_D\[14\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_D\[15\] SAM.v(90) " "Inferred latch for \"Product_D\[15\]\" at SAM.v(90)" {  } { { "../DSD_A3-main/Multiply/SAM.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Multiply/SAM.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390758 "|D|ALU:alu|K:multiplier|SAM:mul0_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD ALU:alu\|RD:divider " "Elaborating entity \"RD\" for hierarchy \"ALU:alu\|RD:divider\"" {  } { { "../DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" "divider" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Arithmetic.and.Logical.Unit/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752981390773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RD.v(154) " "Verilog HDL assignment warning at RD.v(154): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RD.v(204) " "Verilog HDL assignment warning at RD.v(204): truncated value with size 32 to match size of target (5)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Quotient_D RD.v(159) " "Verilog HDL Always Construct warning at RD.v(159): inferring latch(es) for variable \"Quotient_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remainder_D RD.v(159) " "Verilog HDL Always Construct warning at RD.v(159): inferring latch(es) for variable \"Remainder_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count_D RD.v(159) " "Verilog HDL Always Construct warning at RD.v(159): inferring latch(es) for variable \"Count_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "State_D RD.v(159) " "Verilog HDL Always Construct warning at RD.v(159): inferring latch(es) for variable \"State_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RD.v(244) " "Verilog HDL assignment warning at RD.v(244): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RD.v(250) " "Verilog HDL assignment warning at RD.v(250): truncated value with size 32 to match size of target (16)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752981390774 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.DONE RD.v(159) " "Inferred latch for \"State_D.DONE\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.WORK RD.v(159) " "Inferred latch for \"State_D.WORK\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "State_D.IDLE RD.v(159) " "Inferred latch for \"State_D.IDLE\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[0\] RD.v(159) " "Inferred latch for \"Count_D\[0\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[1\] RD.v(159) " "Inferred latch for \"Count_D\[1\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[2\] RD.v(159) " "Inferred latch for \"Count_D\[2\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[3\] RD.v(159) " "Inferred latch for \"Count_D\[3\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count_D\[4\] RD.v(159) " "Inferred latch for \"Count_D\[4\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[0\] RD.v(159) " "Inferred latch for \"Remainder_D\[0\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[1\] RD.v(159) " "Inferred latch for \"Remainder_D\[1\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[2\] RD.v(159) " "Inferred latch for \"Remainder_D\[2\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[3\] RD.v(159) " "Inferred latch for \"Remainder_D\[3\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[4\] RD.v(159) " "Inferred latch for \"Remainder_D\[4\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[5\] RD.v(159) " "Inferred latch for \"Remainder_D\[5\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390777 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[6\] RD.v(159) " "Inferred latch for \"Remainder_D\[6\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[7\] RD.v(159) " "Inferred latch for \"Remainder_D\[7\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[8\] RD.v(159) " "Inferred latch for \"Remainder_D\[8\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[9\] RD.v(159) " "Inferred latch for \"Remainder_D\[9\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[10\] RD.v(159) " "Inferred latch for \"Remainder_D\[10\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[11\] RD.v(159) " "Inferred latch for \"Remainder_D\[11\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[12\] RD.v(159) " "Inferred latch for \"Remainder_D\[12\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[13\] RD.v(159) " "Inferred latch for \"Remainder_D\[13\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[14\] RD.v(159) " "Inferred latch for \"Remainder_D\[14\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remainder_D\[15\] RD.v(159) " "Inferred latch for \"Remainder_D\[15\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[0\] RD.v(159) " "Inferred latch for \"Quotient_D\[0\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[1\] RD.v(159) " "Inferred latch for \"Quotient_D\[1\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[2\] RD.v(159) " "Inferred latch for \"Quotient_D\[2\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[3\] RD.v(159) " "Inferred latch for \"Quotient_D\[3\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[4\] RD.v(159) " "Inferred latch for \"Quotient_D\[4\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[5\] RD.v(159) " "Inferred latch for \"Quotient_D\[5\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[6\] RD.v(159) " "Inferred latch for \"Quotient_D\[6\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[7\] RD.v(159) " "Inferred latch for \"Quotient_D\[7\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[8\] RD.v(159) " "Inferred latch for \"Quotient_D\[8\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[9\] RD.v(159) " "Inferred latch for \"Quotient_D\[9\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[10\] RD.v(159) " "Inferred latch for \"Quotient_D\[10\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[11\] RD.v(159) " "Inferred latch for \"Quotient_D\[11\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[12\] RD.v(159) " "Inferred latch for \"Quotient_D\[12\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[13\] RD.v(159) " "Inferred latch for \"Quotient_D\[13\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[14\] RD.v(159) " "Inferred latch for \"Quotient_D\[14\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Quotient_D\[15\] RD.v(159) " "Inferred latch for \"Quotient_D\[15\]\" at RD.v(159)" {  } { { "../DSD_A3-main/Division/RD.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Division/RD.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752981390780 "|D|ALU:alu|RD:divider"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1752981392324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "669 " "669 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1752981392426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oroji/Desktop/kia/output_files/D.map.smsg " "Generated suppressed messages file C:/Users/oroji/Desktop/kia/output_files/D.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1752981392609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1752981392868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752981392868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "../DSD_A3-main/Datapath/D.v" "" { Text "C:/Users/oroji/Desktop/DSD_A3-main/Datapath/D.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752981393254 "|D|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1752981393254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1752981393256 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1752981393256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1752981393256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1752981393256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752981393308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 20 06:46:33 2025 " "Processing ended: Sun Jul 20 06:46:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752981393308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752981393308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752981393308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752981393308 ""}
