Command: vcs -full64 -debug_acc+all +v2k -sverilog -timescale=1ns/10ps -P /eda/tools/snps/verdi/R-2020.12/share/PLI/VCS/LINUX64/novas.tab \
/eda/tools/snps/verdi/R-2020.12/share/PLI/VCS/LINUX64/pli.a -kdb +error+500 +notimingcheck \
+nospecify +delay_mode_distributed +vcs+flush+all +lint=TFIPC-L +incdir+../vsrc -f \
../filelist/tb.f -f ../filelist/hackathon.f -top tb -l compile.log
                         Chronologic VCS (TM)
         Version R-2020.12_Full64 -- Sat Dec 17 12:54:40 2022
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/lufeifan/vcs/tb/tb.v'
Parsing included file '../vsrc/df.vh'.
Back to file '/home/lufeifan/vcs/tb/tb.v'.
Parsing design file '/home/lufeifan/vcs/vsrc/ht.v'
Parsing included file '../vsrc/df.vh'.
Back to file '/home/lufeifan/vcs/vsrc/ht.v'.
Parsing design file '/home/lufeifan/vcs/vsrc/df.vh'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_4_down.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_4_up.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min.v'
Parsing design file '/home/lufeifan/vcs/vsrc/step1.v'
Parsing design file '/home/lufeifan/vcs/vsrc/step2.v'
Parsing design file '/home/lufeifan/vcs/vsrc/step3.v'
Parsing design file '/home/lufeifan/vcs/vsrc/step4.v'
Parsing design file '/home/lufeifan/vcs/vsrc/step5.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_2_down.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_2_up.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_8_down.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_8_up.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_16_down.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_16_up.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_32_down.v'
Parsing design file '/home/lufeifan/vcs/vsrc/max_min_32_up.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

12 modules and 0 UDP read.
recompiling module tb
recompiling module max_min_4_down
recompiling module max_min_4_up
recompiling module max_min
recompiling module step1
recompiling module step2
recompiling module step3
recompiling module step4
recompiling module step5
recompiling module max_min_8_down
recompiling module max_min_8_up
recompiling module max_min_16_up
All of 12 modules done
make[1]: Entering directory `/home/lufeifan/vcs/run/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/eda/tools/snps/VCS/R-2020.12/linux64/lib -L/eda/tools/snps/VCS/R-2020.12/linux64/lib \
-Wl,-rpath-link=./     _372500_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs /eda/tools/snps/verdi/R-2020.12/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /eda/tools/snps/VCS/R-2020.12/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/eda/tools/snps/VCS/R-2020.12/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/home/lufeifan/vcs/run/csrc'
CPU time: 1.083 seconds to compile + .610 seconds to elab + .457 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
