--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ProgramFiles\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1206099 paths analyzed, 4280 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.200ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0 (SLICE_X75Y36.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.418ns (4.013 - 4.431)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y11.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X137Y45.C3     net (fanout=4)        1.257   BTN_SCAN/result<16>
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.531ns logic, 3.276ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (0.979 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X137Y45.C1     net (fanout=118)      1.396   rst_all
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.503ns logic, 3.415ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (0.979 - 1.185)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y45.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C2     net (fanout=1)        0.350   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_0
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.467ns logic, 2.369ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 (SLICE_X75Y36.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.418ns (4.013 - 4.431)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y11.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X137Y45.C3     net (fanout=4)        1.257   BTN_SCAN/result<16>
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.531ns logic, 3.276ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (0.979 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X137Y45.C1     net (fanout=118)      1.396   rst_all
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.503ns logic, 3.415ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (0.979 - 1.185)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y45.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C2     net (fanout=1)        0.350   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_1
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.467ns logic, 2.369ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2 (SLICE_X75Y36.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      -0.418ns (4.013 - 4.431)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y11.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X137Y45.C3     net (fanout=4)        1.257   BTN_SCAN/result<16>
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.531ns logic, 3.276ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (0.979 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y1.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X137Y45.C1     net (fanout=118)      1.396   rst_all
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.503ns logic, 3.415ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (0.979 - 1.185)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y45.CQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C2     net (fanout=1)        0.350   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X137Y45.C      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/exe_en1
    SLICE_X75Y36.CE      net (fanout=108)      2.019   MIPS/MIPS_CORE/exe_en
    SLICE_X75Y36.CLK     Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/data_rs_exe<2>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rs_exe_2
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.467ns logic, 2.369ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_21 (SLICE_X79Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_21 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.670 - 0.483)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_21 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y46.CQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_21
    SLICE_X79Y45.BX      net (fanout=2)        0.148   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<21>
    SLICE_X79Y45.CLK     Tckdi       (-Th)     0.038   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<23>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_21
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.062ns logic, 0.148ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_20 (SLICE_X79Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_20 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.670 - 0.483)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_20 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y46.AQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_20
    SLICE_X79Y45.AX      net (fanout=2)        0.151   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<20>
    SLICE_X79Y45.CLK     Tckdi       (-Th)     0.040   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<23>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_20
    -------------------------------------------------  ---------------------------
    Total                                      0.211ns (0.060ns logic, 0.151ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_16 (SLICE_X80Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.674 - 0.479)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y43.CQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_addr<17>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_16
    SLICE_X80Y43.CX      net (fanout=4)        0.168   MIPS/MIPS_CORE/DATAPATH/inst_addr<16>
    SLICE_X80Y43.CLK     Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/inst_data_id<17>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_16
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.053ns logic, 0.168ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y17.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y17.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA/CLK
  Location pin: SLICE_X62Y44.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.276ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/DP (SLICE_X52Y50.DI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X68Y47.C2      net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (1.105ns logic, 1.052ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y47.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X68Y47.C6      net (fanout=1)        0.191   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.524ns logic, 0.800ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.548 - 0.655)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X48Y54.A1      net (fanout=8)        0.583   VGA/v_count<2>
    SLICE_X48Y54.AMUX    Tilo                  0.142   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X44Y52.A1      net (fanout=33)       0.644   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X44Y52.A       Tilo                  0.043   VGA_DEBUG/Mmux_n0069111
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT391
    SLICE_X70Y47.A4      net (fanout=17)       1.067   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
    SLICE_X70Y47.AMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X68Y47.C2      net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.851ns logic, 3.346ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/SP (SLICE_X52Y50.DI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X68Y47.C2      net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.959ns logic, 1.052ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y47.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X68Y47.C6      net (fanout=1)        0.191   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.378ns logic, 0.800ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/SP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.548 - 0.655)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf61/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X48Y54.A1      net (fanout=8)        0.583   VGA/v_count<2>
    SLICE_X48Y54.AMUX    Tilo                  0.142   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X44Y52.A1      net (fanout=33)       0.644   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X44Y52.A       Tilo                  0.043   VGA_DEBUG/Mmux_n0069111
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT391
    SLICE_X70Y47.A4      net (fanout=17)       1.067   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT39
    SLICE_X70Y47.AMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X68Y47.C2      net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X68Y47.C       Tilo                  0.043   debug_data<30>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X52Y50.DI      net (fanout=1)        0.609   debug_data<30>
    SLICE_X52Y50.CLK     Tds                   0.112   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (0.705ns logic, 3.346ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf62/SP (SLICE_X52Y50.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.993ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.A       Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_a[4]_read_port_4_OUT<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile262/DP
    SLICE_X68Y48.D1      net (fanout=1)        0.459   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<31>
    SLICE_X68Y48.D       Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X52Y50.CI      net (fanout=2)        0.591   debug_data<31>
    SLICE_X52Y50.CLK     Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (0.943ns logic, 1.050ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (3.851 - 4.298)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y48.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<31>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31
    SLICE_X68Y48.D2      net (fanout=1)        0.443   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<31>
    SLICE_X68Y48.D       Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X52Y50.CI      net (fanout=2)        0.591   debug_data<31>
    SLICE_X52Y50.CLK     Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.470ns logic, 1.034ns route)
                                                       (31.3% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.548 - 0.655)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.CQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X48Y54.A1      net (fanout=8)        0.583   VGA/v_count<2>
    SLICE_X48Y54.AMUX    Tilo                  0.142   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_21_o_select_58_OUT411
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X46Y51.D5      net (fanout=33)       0.539   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X46Y51.D       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X66Y40.C5      net (fanout=102)      1.125   debug_addr<4>
    SLICE_X66Y40.C       Tilo                  0.043   debug_data<0>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_16_o_GND_16_o_equal_10_o<4>1
    SLICE_X68Y48.D4      net (fanout=32)       0.623   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_16_o_GND_16_o_equal_10_o
    SLICE_X68Y48.D       Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data251
    SLICE_X52Y50.CI      net (fanout=2)        0.591   debug_data<31>
    SLICE_X52Y50.CLK     Tds                   0.204   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (0.698ns logic, 3.461ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMA (SLICE_X52Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.230ns (0.748 - 0.518)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y53.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X52Y48.D1      net (fanout=191)      0.474   VGA/h_count<3>
    SLICE_X52Y48.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (-0.197ns logic, 0.474ns route)
                                                       (-71.1% logic, 171.1% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMA_D1 (SLICE_X52Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.230ns (0.748 - 0.518)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y53.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X52Y48.D1      net (fanout=191)      0.474   VGA/h_count<3>
    SLICE_X52Y48.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (-0.197ns logic, 0.474ns route)
                                                       (-71.1% logic, 171.1% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMB (SLICE_X52Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.230ns (0.748 - 0.518)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y53.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X52Y48.D1      net (fanout=191)      0.474   VGA/h_count<3>
    SLICE_X52Y48.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (-0.197ns logic, 0.474ns route)
                                                       (-71.1% logic, 171.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y23.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X52Y47.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X52Y47.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.410ns|            0|            0|            0|      1255764|
| TS_CLK_GEN_clkout3            |    100.000ns|     22.200ns|          N/A|            0|            0|      1206099|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.276ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.315|    5.259|    3.353|         |
CLK_200M_P     |    6.315|    5.259|    3.353|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.315|    5.259|    3.353|         |
CLK_200M_P     |    6.315|    5.259|    3.353|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1255764 paths, 0 nets, and 6598 connections

Design statistics:
   Minimum period:  22.200ns{1}   (Maximum frequency:  45.045MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 20 23:13:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5287 MB



