$date
	Sat Oct 22 22:30:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#85413
b11000 !
1"
#85414
b11000 &
b11000 %
1$
#85415
0"
#85418
b1100 &
b1100 %
#85422
b110 &
b110 %
#85426
b11 &
b11 %
#85430
b1010 &
b1010 %
#85434
b101 &
b101 %
#85438
b10000 &
b10000 %
#85442
b1000 &
b1000 %
#85446
b100 &
b100 %
#85450
b10 &
b10 %
#85454
b1 &
1#
b1 %
#85458
b0 &
b0 %
0#
0$
#1080133
b10 !
1"
#1080134
b10 &
b10 %
1$
#1080135
0"
#1080138
b1 &
b1 %
1#
#1080142
b0 &
0#
b0 %
0$
#2139975
b11100 !
1"
#2139978
b11100 &
b11100 %
1$
#2139979
0"
#2139982
b1110 &
b1110 %
#2139986
b111 &
b111 %
#2139990
b10110 &
b10110 %
#2139994
b1011 &
b1011 %
#2139998
b100010 &
b100010 %
#2140002
b10001 &
b10001 %
#2140006
b110100 &
b110100 %
#2140010
b11010 &
b11010 %
#2140014
b1101 &
b1101 %
#2140018
b101000 &
b101000 %
#2140022
b10100 &
b10100 %
#2140026
b1010 &
b1010 %
#2140030
b101 &
b101 %
#2140034
b10000 &
b10000 %
#2140038
b1000 &
b1000 %
#2140042
b100 &
b100 %
#2140046
b10 &
b10 %
#2140050
b1 &
b1 %
1#
#2140054
b0 &
0#
b0 %
0$
#4500012
