// Seed: 2711172471
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2
    , id_5,
    input supply1 id_3
);
  initial begin : LABEL_0
    id_5 = id_5;
    id_5 = #id_6 1;
    id_6 = id_0;
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  logic id_1;
  ;
  assign module_0.id_6 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  module_2 modCall_1 ();
  output wire id_6;
  output wire id_5;
  not primCall (id_2, id_8);
  output wire id_4;
  output wire id_3;
  inout reg id_2;
  input logic [7:0] id_1;
  always @(id_1[1'h0]) id_2 = id_2;
endmodule
