
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.10.3.144

// ldbanno -n Verilog -o step_tp_impl1_mapvo.vo -w -neg -gui -msgset F:/home/mini-mcu/step_fpga/promote.xml step_tp_impl1_map.ncd 
// Netlist created on Mon Nov 30 22:55:05 2020
// Netlist written on Mon Nov 30 22:55:12 2020
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module top ( clk_in, sw, key, seg_led_1, seg_led_2, rgb, led1, led2, led3, 
             led4, led5, led6, led7, led8 );
  input  clk_in;
  input  [3:0] sw;
  input  [3:0] key;
  output [8:0] seg_led_1;
  output [8:0] seg_led_2;
  output [2:0] rgb;
  output led1, led2, led3, led4, led5, led6, led7, led8;
  wire   cnt_p_23, \u1/n102 , n857, clk_in_c, \u1/n14314 , cnt_p_22, 
         \u1/cnt_p_21 , \u1/n103 , \u1/n104 , \u1/n14313 , \u1/cnt_p_20 , 
         \u1/cnt_p_19 , \u1/n105 , \u1/n106 , \u1/n14312 , \u1/cnt_p_18 , 
         \u1/cnt_p_17 , \u1/n107 , \u1/n108 , \u1/n14311 , \u1/cnt_p_16 , 
         \u1/cnt_p_15 , \u1/n109 , \u1/n110 , \u1/n14310 , \u1/cnt_p_14 , 
         \u1/cnt_p_13 , \u1/n111 , \u1/n112 , \u1/n14309 , \u1/cnt_p_12 , 
         \u1/cnt_p_11 , \u1/n113 , \u1/n114 , \u1/n14308 , \u1/cnt_p_10 , 
         \u1/cnt_p_9 , \u1/n115 , \u1/n116 , \u1/n14307 , \u1/cnt_p_8 , 
         \u1/cnt_p_7 , \u1/n117 , \u1/n118 , \u1/n14306 , \u1/cnt_p_6 , 
         \u1/cnt_p_5 , \u1/n119 , \u1/n120 , \u1/n14305 , \u1/cnt_p_4 , 
         \u1/cnt_p_3 , \u1/n121 , \u1/n122 , \u1/n14304 , \u1/cnt_p_2 , 
         \u1/cnt_p_1 , \u1/n123 , \u1/n124 , \u1/n14303 , \u1/cnt_p_0 , 
         \u1/n125 , cnt_14, cnt_13, n151, n152, cnt_31__N_88, n14293, n14294, 
         cnt_4, cnt_2, cnt_3, n14326, cnt_31, n14325, cnt_12, cnt_11, n153, 
         n154, n14292, cnt_10, cnt_9, n155, n156, n14291, cnt_8, cnt_7, n157, 
         n158, n14290, cnt_6, cnt_5, n159, n160, n14289, cnt_30, cnt_29, 
         n14324, cnt_28, cnt_27, n14323, cnt_26, cnt_25, n14322, n161, n162, 
         n14288, cnt_24, cnt_23, n14321, cnt_22, cnt_21, n14320, n31, n163, 
         n164, n14287, n32, n165, cnt_20, cnt_19, n14319, cnt_18, cnt_17, 
         n14318, cnt_16, cnt_15, n14317, n14316, n14315, n14339, n1693, n14338, 
         n14337, n14336, n14335, n14334, n14333, n14332, n134, n14302, n14331, 
         n135, n136, n14301, n137, n138, n14300, n139, n140, n14299, n14330, 
         n141, n142, n14298, n14329, n14328, n143, n144, n14297, n145_adj_1670, 
         n146, n14296, n14327, n147, n148, n14295, n149, n150, 
         \mcu/n14_adj_463 , \mcu/n7_adj_462 , instruction_11, instruction_4, 
         \mcu/n14 , \mcu/n7 , instruction_3, \mcu/n14275 , \mcu/Z_N_378_3 , 
         \mcu/Z_N_378_4 , \mcu/n14276 , \mcu/n14_adj_482 , \mcu/n7_adj_481 , 
         instruction_2, \mcu/n14_adj_480 , \mcu/n7_adj_479 , instruction_1, 
         \mcu/n14261 , \mcu/Z_N_367_1 , \mcu/Z_N_367_2 , \mcu/n14262 , 
         \mcu/n14_adj_501 , \mcu/n7_adj_500 , instruction_0, \mcu/Z_N_367_0 , 
         address_4, address_3, \mcu/n14266 , \mcu/n95 , \mcu/n94 , 
         \mcu/n14267 , \mcu/n14274 , \mcu/Z_N_378_1 , \mcu/Z_N_378_2 , 
         \mcu/n14286 , \mcu/C_N_342_8 , \mcu/Z_N_378_0 , instruction_7, 
         instruction_6, \mcu/n14285 , \mcu/C_N_342_6 , \mcu/C_N_342_7 , 
         instruction_5, \mcu/n14284 , \mcu/C_N_342_4 , \mcu/C_N_342_5 , 
         \mcu/n14283 , \mcu/C_N_342_2 , \mcu/C_N_342_3 , \mcu/C , 
         \mcu/C_N_342_1 , \mcu/Z_N_367_3 , \mcu/Z_N_367_4 , \mcu/n14263 , 
         address_2, address_1, \mcu/n14265 , \mcu/n97 , \mcu/n96 , address_0, 
         \mcu/n98 , \mcu/n14_adj_711 , \mcu/n7_adj_473 , \mcu/n14264 , 
         \mcu/Z_N_367_7 , \mcu/C_N_338_8 , \mcu/pc_12 , address_11, \mcu/n86 , 
         \mcu/clk_in_c_enable_175 , \mcu/n21516 , \mcu/n14270 , \mcu/n87 , 
         \mcu/n14_adj_709 , \mcu/n7_adj_476 , \mcu/n14_adj_705 , 
         \mcu/n7_adj_609 , \mcu/Z_N_367_5 , \mcu/Z_N_367_6 , \mcu/Z_N_378_7 , 
         \mcu/n14281 , \mcu/n704 , \mcu/Z_N_378_6 , \mcu/Z_N_378_5 , 
         \mcu/n14280 , \mcu/n706 , \mcu/n705 , \mcu/n14279 , \mcu/n708 , 
         \mcu/n707 , \mcu/n14278 , \mcu/n710 , \mcu/n709 , address_10, 
         address_9, \mcu/n14269 , \mcu/n89 , \mcu/n88 , \mcu/n711 , address_8, 
         address_7, \mcu/n14268 , \mcu/n91 , \mcu/n90 , address_6, address_5, 
         \mcu/n93 , \mcu/n92 , \mcu/n14277 , \mcu/n1384 , \mcu/s_N_294_3 , 
         \mcu/s_N_294_2 , \mcu/s_N_294_1 , \mcu/out_port_7_N_217_0 , 
         \mcu/creg1/AD0_INT , \mcu/creg1/AD1_INT , \mcu/creg1/AD2_INT , 
         \mcu/creg1/AD3_INT , \mcu/creg1/WD0_INT , \mcu/creg1/WD1_INT , 
         \mcu/creg1/WD2_INT , \mcu/creg1/WD3_INT , \mcu/creg_N_407 , 
         \mcu/n1116 , \mcu/n1115 , \mcu/n1114 , \mcu/n1113 , \mcu/C_N_336_0 , 
         \mcu/s_N_294_6 , \mcu/s_N_294_5 , \mcu/s_N_294_4 , 
         \mcu/creg0/AD0_INT , \mcu/creg0/AD1_INT , \mcu/creg0/AD2_INT , 
         \mcu/creg0/AD3_INT , \mcu/creg0/WD0_INT , \mcu/creg0/WD1_INT , 
         \mcu/creg0/WD2_INT , \mcu/creg0/WD3_INT , \mcu/n1112 , \mcu/n1111 , 
         \mcu/n1110 , \mcu/n1109 , \mcu/n1339 , \mcu/n2323 , \mcu/n2325 , 
         rst_n_in, \mcu/n2324 , \mcu/n1256 , \mcu/n1341 , \mcu/n10021 , 
         \mcu/n2327 , \mcu/n2326 , \mcu/n1255 , \mcu/n2329 , \mcu/n2328 , 
         \mcu/n1254 , \mcu/n2331 , \mcu/n2330 , \mcu/n1253 , \mcu/n2333 , 
         \mcu/n2332 , \mcu/n1252 , \mcu/n2335 , \mcu/n2334 , \mcu/n1251 , 
         \mcu/n2337 , \mcu/n2336 , \mcu/n1250 , \mcu/n2339 , \mcu/n2338 , 
         \mcu/n1249 , instruction_8, \mcu/n2341 , \mcu/n2340 , \mcu/n1248 , 
         instruction_9, \mcu/n2343 , \mcu/n2342 , \mcu/n1247 , instruction_10, 
         \mcu/n2345 , \mcu/n2344 , \mcu/n1246 , \mcu/n2347 , \mcu/n2346 , 
         \mcu/n1245 , \mcu/n16375 , \mcu/n22261 , \mcu/n16574 , 
         \mcu/clk_in_c_enable_174 , sw_c_3, sw_c_2, n22297, in_port_7__N_37, 
         \mcu/clk_in_c_enable_94 , in_port_2, in_port_3, \mcu/n10_adj_698 , 
         n7762, \mcu/n8050 , key_c_1, key_c_0, \mcu/n22244 , in_port_4, 
         in_port_5, \u1/n16388 , \u1/n14373 , \u1/clkout_N_161 , interrupt, 
         n11714, \mcu/n22101 , \mcu/n71 , \mcu/n75 , \mcu/n14413 , 
         \mcu/C_N_304 , \mcu/clk_in_c_enable_173 , \mcu/n9 , \mcu/n11196 , 
         \mcu/n6_adj_1475 , \mcu/n66 , \mcu/n48 , \mcu/n83_adj_1491 , \mcu/Z , 
         \mcu/n14423 , \mcu/Z_N_356 , \rom/n822 , \rom/n803 , \rom/n708 , 
         \rom/n689 , \rom/n19805 , \rom/n19804 , \mcu/clk_in_c_enable_113 , 
         \mcu/enable_intr_flag , \mcu/intr_f_1 , \mcu/intr_f_2 , 
         \mcu/intr_f_0 , \mcu/clk_in_c_enable_109 , \mcu/n4 , \mcu/jp , 
         \mcu/n22299 , \mcu/clk_in_c_enable_159 , \mcu/n1124 , \mcu/st_0 , 
         \mcu/n15_adj_468 , \mcu/stack_N_397_0 , \mcu/n2311 , \mcu/n2312 , 
         \mcu/st_1 , \mcu/n4_adj_1430 , \mcu/n13 , \mcu/stack_N_397_1 , 
         \mcu/n2313 , \mcu/n2314 , \mcu/st_2 , \mcu/n21644 , \mcu/n11 , 
         \mcu/stack_N_397_2 , \mcu/n2315 , \mcu/n2316 , \mcu/st_3 , 
         \mcu/n22313 , \mcu/n9_adj_461 , \mcu/n22288 , \mcu/n2317 , 
         \mcu/n2318 , \mcu/st_4 , \mcu/n2642 , \mcu/n22305 , \mcu/n7_adj_518 , 
         \mcu/stack_N_397_4 , \mcu/n2319 , \mcu/n2320 , \mcu/n1856 , 
         \mcu/clk_in_c_enable_115 , \mcu/n2322 , \mcu/n1854 , \mcu/n1855 , 
         \mcu/n1852 , \mcu/n1853 , \mcu/n1850 , \mcu/n1851 , \mcu/n1848 , 
         \mcu/n1849 , \mcu/n1846 , \mcu/n1847 , \mcu/n1845 , \mcu/n2730 , 
         \mcu/n12182 , \mcu/n9164 , in_port_7, \mcu/n17_adj_1592 , in_port_0, 
         \mcu/n17_adj_1513 , \mcu/n427 , \mcu/n399 , \mcu/s_0_0 , \mcu/s_0_7 , 
         in_port_1, \mcu/n16_adj_1270 , \mcu/n16701 , \mcu/n14_adj_658 , 
         \mcu/n10_adj_596 , \mcu/n403 , \mcu/n16685 , \mcu/clk_in_c_enable_16 , 
         \mcu/s_0_1 , \mcu/n16_adj_1271 , \mcu/n14_adj_532 , 
         \mcu/n10_adj_1347 , \mcu/n407 , \mcu/s_0_2 , \mcu/n16_adj_1272 , 
         \mcu/n14_adj_626 , \mcu/n10_adj_1349 , \mcu/n411 , \mcu/s_0_3 , 
         \mcu/n16_adj_1273 , \mcu/n14_adj_656 , \mcu/n10_adj_1350 , \mcu/n415 , 
         \mcu/s_0_4 , \mcu/n16_adj_1274 , \mcu/n14_adj_660 , 
         \mcu/n10_adj_1351 , \mcu/n419 , \mcu/s_0_5 , in_port_6, 
         \mcu/n16_adj_1275 , \mcu/n14_adj_662 , \mcu/n10_adj_1042 , \mcu/n423 , 
         \mcu/s_0_6 , \mcu/n352 , \mcu/n22199 , \mcu/n17_adj_1382 , 
         \mcu/n17_adj_1381 , \mcu/n766 , \mcu/n738 , \mcu/s_10_0 , 
         \mcu/s_10_7 , \mcu/n16_adj_1318 , \mcu/n22242 , n16392, 
         \mcu/n10_adj_719 , \mcu/n14_adj_1018 , \mcu/n22094 , \mcu/n22189 , 
         \mcu/n742 , \mcu/n18625 , \mcu/clk_in_c_enable_76 , \mcu/s_10_1 , 
         \mcu/n16_adj_1319 , \mcu/n10_adj_720 , \mcu/n14_adj_1030 , \mcu/n746 , 
         \mcu/s_10_2 , \mcu/n16_adj_1320 , \mcu/n10_adj_727 , 
         \mcu/n14_adj_1022 , \mcu/n750 , \mcu/s_10_3 , \mcu/n16_adj_1321 , 
         \mcu/n10_adj_728 , \mcu/n14_adj_1021 , \mcu/n754 , \mcu/s_10_4 , 
         \mcu/n16_adj_1322 , \mcu/n10_adj_729 , \mcu/n14_adj_1027 , \mcu/n758 , 
         \mcu/s_10_5 , \mcu/n16_adj_1323 , \mcu/n10_adj_730 , 
         \mcu/n14_adj_1013 , \mcu/n762 , \mcu/s_10_6 , \mcu/n351 , 
         \mcu/n22197 , \mcu/n17_adj_1386 , \mcu/n17_adj_1385 , \mcu/n798 , 
         \mcu/n770 , \mcu/s_11_0 , \mcu/s_11_7 , \mcu/n16_adj_1311 , n7876, 
         \mcu/n10_adj_1035 , \mcu/n14_adj_1034 , \mcu/n22096 , \mcu/n22195 , 
         \mcu/n774 , \mcu/n18809 , \mcu/clk_in_c_enable_82 , \mcu/s_11_1 , 
         \mcu/n16_adj_1312 , \mcu/n10_adj_1048 , \mcu/n14_adj_1047 , 
         \mcu/n778 , \mcu/s_11_2 , \mcu/n16_adj_1313 , \mcu/n10_adj_1044 , 
         \mcu/n14_adj_1043 , \mcu/n782 , \mcu/s_11_3 , \mcu/n16_adj_1314 , 
         \mcu/n10_adj_1038 , \mcu/n14_adj_1037 , \mcu/n786 , \mcu/s_11_4 , 
         \mcu/n16_adj_1315 , \mcu/n10_adj_1046 , \mcu/n14_adj_1045 , 
         \mcu/n790 , \mcu/s_11_5 , \mcu/n16_adj_1316 , \mcu/n10_adj_1033 , 
         \mcu/n14_adj_1032 , \mcu/n794 , \mcu/s_11_6 , \mcu/n350 , 
         \mcu/n22209 , \mcu/n17_adj_1389 , \mcu/n17_adj_1388 , \mcu/n830 , 
         \mcu/n802 , \mcu/s_12_0 , \mcu/s_12_7 , \mcu/n16_adj_1419 , 
         \mcu/n22247 , n11778, \mcu/n10_adj_738 , \mcu/n14_adj_1053 , 
         \mcu/n22098 , \mcu/n22213 , \mcu/n806 , \mcu/n18993 , 
         \mcu/clk_in_c_enable_88 , \mcu/s_12_1 , \mcu/n16_adj_1421 , 
         \mcu/n10_adj_740 , \mcu/n14_adj_1057 , \mcu/n810 , \mcu/s_12_2 , 
         \mcu/n16_adj_1422 , \mcu/n10_adj_741 , \mcu/n14_adj_1055 , \mcu/n814 , 
         \mcu/s_12_3 , \mcu/n16_adj_1423 , \mcu/n10_adj_745 , 
         \mcu/n14_adj_1054 , \mcu/n818 , \mcu/s_12_4 , \mcu/n16_adj_1425 , 
         \mcu/n10_adj_747 , \mcu/n14_adj_1056 , \mcu/n822 , \mcu/s_12_5 , 
         \mcu/n16_adj_1426 , \mcu/n10_adj_749 , \mcu/n14_adj_1051 , \mcu/n826 , 
         \mcu/s_12_6 , \mcu/n349 , \mcu/n22256 , \mcu/n17_adj_1393 , 
         \mcu/n17_adj_1391 , \mcu/n862 , \mcu/n834 , \mcu/s_13_0 , 
         \mcu/s_13_7 , \mcu/n16_adj_1228 , \mcu/n22266 , \mcu/n10_adj_1257 , 
         \mcu/n14_adj_1506 , \mcu/n22102 , \mcu/n22219 , \mcu/n838 , 
         \mcu/n19177 , \mcu/s_13_1 , \mcu/n16_adj_1229 , \mcu/n10_adj_529 , 
         \mcu/n14_adj_528 , \mcu/n842 , \mcu/s_13_2 , \mcu/n16_adj_1233 , 
         \mcu/n10 , \mcu/n14_adj_494 , \mcu/n846 , \mcu/s_13_3 , 
         \mcu/n16_adj_1235 , \mcu/n10_adj_1262 , \mcu/n14_adj_1520 , 
         \mcu/n850 , \mcu/s_13_4 , \mcu/n16_adj_1237 , \mcu/n10_adj_1268 , 
         \mcu/n14_adj_1510 , \mcu/n854 , \mcu/s_13_5 , \mcu/n16_adj_1241 , 
         \mcu/n10_adj_1269 , \mcu/n14_adj_1504 , \mcu/n858 , \mcu/s_13_6 , 
         \mcu/n348 , \mcu/n22196 , \mcu/n17_adj_1397 , \mcu/n17_adj_1395 , 
         \mcu/n894 , \mcu/n866 , \mcu/s_14_0 , \mcu/s_14_7 , 
         \mcu/n16_adj_1297 , \mcu/n10_adj_1062 , \mcu/n14_adj_1061 , 
         \mcu/n22099 , \mcu/n22122 , \mcu/n870 , \mcu/n19361 , 
         \mcu/clk_in_c_enable_100 , \mcu/s_14_1 , \mcu/n16_adj_1299 , 
         \mcu/n10_adj_1086 , \mcu/n14_adj_1085 , \mcu/n874 , \mcu/s_14_2 , 
         \mcu/n16_adj_1301 , \mcu/n10_adj_1077 , \mcu/n14_adj_1076 , 
         \mcu/n878 , \mcu/s_14_3 , \mcu/n16_adj_1305 , \mcu/n10_adj_1068 , 
         \mcu/n14_adj_1067 , \mcu/n882 , \mcu/s_14_4 , \mcu/n16_adj_1307 , 
         \mcu/n10_adj_1080 , \mcu/n14_adj_1079 , \mcu/n886 , \mcu/s_14_5 , 
         \mcu/n16_adj_1309 , \mcu/n10_adj_1059 , \mcu/n14_adj_1058 , 
         \mcu/n890 , \mcu/s_14_6 , \mcu/n347 , \mcu/n22241 , 
         \mcu/n17_adj_1399 , \mcu/n17_adj_1398 , \mcu/n926 , \mcu/n898 , 
         \mcu/s_15_0 , \mcu/s_15_7 , \mcu/n16_adj_1103 , \mcu/n22281 , 
         \mcu/n10_adj_1094 , \mcu/n14_adj_1093 , \mcu/n22100 , \mcu/n22116 , 
         \mcu/n902 , \mcu/n19545 , \mcu/clk_in_c_enable_106 , \mcu/s_15_1 , 
         \mcu/n16_adj_1108 , \mcu/n10_adj_1073 , \mcu/n14_adj_1110 , 
         \mcu/n906 , \mcu/s_15_2 , \mcu/n16_adj_1112 , \mcu/n10_adj_1096 , 
         \mcu/n14_adj_1101 , \mcu/n910 , \mcu/s_15_3 , \mcu/n16_adj_1114 , 
         \mcu/n10_adj_1097 , \mcu/n14_adj_1098 , \mcu/n914 , \mcu/s_15_4 , 
         \mcu/n16_adj_1117 , \mcu/n10_adj_517 , \mcu/n14_adj_1105 , \mcu/n918 , 
         \mcu/s_15_5 , \mcu/n16_adj_1119 , \mcu/n10_adj_1089 , 
         \mcu/n14_adj_1088 , \mcu/n922 , \mcu/s_15_6 , \mcu/n361 , 
         \mcu/n22105 , \mcu/n17_adj_1611 , \mcu/n17_adj_1593 , \mcu/n459 , 
         \mcu/n431 , \mcu/s_1_0 , \mcu/s_1_7 , \mcu/n16_adj_1551 , 
         \mcu/n22220 , n7726, \mcu/n10_adj_758 , \mcu/n14_adj_757 , 
         \mcu/n22084 , \mcu/n22135 , \mcu/n435 , \mcu/n16969 , 
         \mcu/clk_in_c_enable_22 , \mcu/s_1_1 , \mcu/n16_adj_1552 , 
         \mcu/n10_adj_774 , \mcu/n14_adj_773 , \mcu/n439 , \mcu/s_1_2 , 
         \mcu/n16_adj_1554 , \mcu/n10_adj_768 , \mcu/n14_adj_767 , \mcu/n443 , 
         \mcu/s_1_3 , \mcu/n16_adj_1556 , \mcu/n10_adj_761 , \mcu/n14_adj_760 , 
         \mcu/n447 , \mcu/s_1_4 , \mcu/n16_adj_1501 , \mcu/n10_adj_771 , 
         \mcu/n14_adj_770 , \mcu/n451 , \mcu/s_1_5 , \mcu/n16_adj_1500 , 
         \mcu/n10_adj_751 , \mcu/n14_adj_750 , \mcu/n455 , \mcu/s_1_6 , 
         \mcu/n360 , \mcu/n22104 , \mcu/n17_adj_1651 , \mcu/n17_adj_1613 , 
         \mcu/n491 , \mcu/n463 , \mcu/s_2_0 , \mcu/s_2_7 , \mcu/n16_adj_1550 , 
         \mcu/n10_adj_784 , \mcu/n14_adj_783 , \mcu/n22085 , \mcu/n22141 , 
         \mcu/n467 , \mcu/n17153 , \mcu/clk_in_c_enable_28 , \mcu/s_2_1 , 
         \mcu/n16_adj_1547 , \mcu/n10_adj_798 , \mcu/n14_adj_797 , \mcu/n471 , 
         \mcu/s_2_2 , \mcu/n16_adj_1544 , \mcu/n10_adj_791 , \mcu/n14_adj_790 , 
         \mcu/n475 , \mcu/s_2_3 , \mcu/n16_adj_1546 , \mcu/n10_adj_787 , 
         \mcu/n14_adj_786 , \mcu/n479 , \mcu/s_2_4 , \mcu/n16_adj_1499 , 
         \mcu/n10_adj_794 , \mcu/n14_adj_793 , \mcu/n483 , \mcu/s_2_5 , 
         \mcu/n16_adj_1498 , \mcu/n10_adj_779 , \mcu/n14_adj_778 , \mcu/n487 , 
         \mcu/s_2_6 , \mcu/n359 , \mcu/n22103 , \mcu/n17_adj_1360 , 
         \mcu/n17_adj_1648 , \mcu/n523 , \mcu/n495 , \mcu/s_3_0 , \mcu/s_3_7 , 
         \mcu/n16_adj_1527 , \mcu/n10_adj_804 , \mcu/n14_adj_803 , 
         \mcu/n22086 , \mcu/n22147 , \mcu/n499 , \mcu/n17337 , 
         \mcu/clk_in_c_enable_34 , \mcu/s_3_1 , \mcu/n16_adj_1533 , 
         \mcu/n10_adj_818 , \mcu/n14_adj_817 , \mcu/n503 , \mcu/s_3_2 , 
         \mcu/n16_adj_1535 , \mcu/n10_adj_808 , \mcu/n14_adj_807 , \mcu/n507 , 
         \mcu/s_3_3 , \mcu/n16_adj_1539 , \mcu/n10_adj_806 , \mcu/n14_adj_805 , 
         \mcu/n511 , \mcu/s_3_4 , \mcu/n16_adj_1496 , \mcu/n10_adj_810 , 
         \mcu/n14_adj_809 , \mcu/n515 , \mcu/s_3_5 , \mcu/n16_adj_1494 , 
         \mcu/n10_adj_802 , \mcu/n14_adj_801 , \mcu/n519 , \mcu/s_3_6 , 
         \mcu/n358 , \mcu/n22206 , \mcu/n17_adj_1366 , \mcu/n17_adj_1361 , 
         \mcu/n555 , \mcu/n527 , \mcu/s_4_0 , \mcu/s_4_7 , \mcu/n16_adj_1383 , 
         \mcu/n10_adj_824 , \mcu/n14_adj_823 , \mcu/n22087 , \mcu/n22153 , 
         \mcu/n531 , \mcu/n17521 , \mcu/clk_in_c_enable_40 , \mcu/s_4_1 , 
         \mcu/n16_adj_1392 , \mcu/n10_adj_858 , \mcu/n14_adj_857 , \mcu/n535 , 
         \mcu/s_4_2 , \mcu/n16_adj_1400 , \mcu/n10_adj_832 , \mcu/n14_adj_831 , 
         \mcu/n539 , \mcu/s_4_3 , \mcu/n16_adj_1401 , \mcu/n10_adj_827 , 
         \mcu/n14_adj_826 , \mcu/n543 , \mcu/s_4_4 , \mcu/n16_adj_1402 , 
         \mcu/n10_adj_836 , \mcu/n14_adj_835 , \mcu/n547 , \mcu/s_4_5 , 
         \mcu/n16_adj_1403 , \mcu/n10_adj_822 , \mcu/n14_adj_821 , \mcu/n551 , 
         \mcu/s_4_6 , \mcu/n357 , \mcu/n22204 , \mcu/n17_adj_1368 , 
         \mcu/n17_adj_1367 , \mcu/n596 , \mcu/n559 , \mcu/s_5_0 , \mcu/s_5_7 , 
         \mcu/n16_adj_1358 , \mcu/n10_adj_867 , \mcu/n14_adj_697 , 
         \mcu/n22088 , \mcu/n22159 , \mcu/n563 , \mcu/n17705 , 
         \mcu/clk_in_c_enable_46 , \mcu/s_5_1 , \mcu/n16_adj_1359 , 
         \mcu/n10_adj_874 , \mcu/n14_adj_700 , \mcu/n567 , \mcu/s_5_2 , 
         \mcu/n16_adj_1362 , \mcu/n10_adj_869 , \mcu/n14_adj_704 , \mcu/n571 , 
         \mcu/s_5_3 , \mcu/n16_adj_1363 , \mcu/n10_adj_868 , \mcu/n14_adj_715 , 
         \mcu/n575 , \mcu/s_5_4 , \mcu/n16_adj_1364 , \mcu/n10_adj_873 , 
         \mcu/n14_adj_718 , \mcu/n588 , \mcu/s_5_5 , \mcu/n16_adj_1365 , 
         \mcu/n10_adj_866 , \mcu/n14_adj_726 , \mcu/n592 , \mcu/s_5_6 , 
         \mcu/n356 , \mcu/n22203 , \mcu/n17_adj_1370 , \mcu/n17_adj_1369 , 
         \mcu/n628 , \mcu/n600 , \mcu/s_6_0 , \mcu/s_6_7 , \mcu/n16_adj_1352 , 
         \mcu/n10_adj_883 , \mcu/n14_adj_882 , \mcu/n22089 , \mcu/n22165 , 
         \mcu/n604 , \mcu/n17889 , \mcu/clk_in_c_enable_52 , \mcu/s_6_1 , 
         \mcu/n16_adj_1348 , \mcu/n10_adj_900 , \mcu/n14_adj_899 , \mcu/n608 , 
         \mcu/s_6_2 , \mcu/n16_adj_1354 , \mcu/n10_adj_895 , \mcu/n14_adj_894 , 
         \mcu/n612 , \mcu/s_6_3 , \mcu/n16_adj_1355 , \mcu/n10_adj_887 , 
         \mcu/n14_adj_886 , \mcu/n616 , \mcu/s_6_4 , \mcu/n16_adj_1356 , 
         \mcu/n10_adj_898 , \mcu/n14_adj_897 , \mcu/n620 , \mcu/s_6_5 , 
         \mcu/n16_adj_1357 , \mcu/n10_adj_878 , \mcu/n14_adj_877 , \mcu/n624 , 
         \mcu/s_6_6 , \mcu/n355 , \mcu/n22202 , \mcu/n17_adj_1373 , 
         \mcu/n17_adj_1372 , \mcu/n661 , \mcu/n632 , \mcu/s_7_0 , \mcu/s_7_7 , 
         \mcu/n16_adj_1338 , \mcu/n10_adj_911 , \mcu/n14_adj_910 , 
         \mcu/n22090 , \mcu/n22171 , \mcu/n636 , \mcu/n18073 , 
         \mcu/clk_in_c_enable_58 , \mcu/s_7_1 , \mcu/n16_adj_1339 , 
         \mcu/n10_adj_932 , \mcu/n14_adj_931 , \mcu/n640 , \mcu/s_7_2 , 
         \mcu/n16_adj_1340 , \mcu/n10_adj_921 , \mcu/n14_adj_920 , \mcu/n645 , 
         \mcu/s_7_3 , \mcu/n16_adj_1341 , \mcu/n10_adj_913 , \mcu/n14_adj_912 , 
         \mcu/n649 , \mcu/s_7_4 , \mcu/n16_adj_1344 , \mcu/n10_adj_930 , 
         \mcu/n14_adj_929 , \mcu/n653 , \mcu/s_7_5 , \mcu/n16_adj_1345 , 
         \mcu/n10_adj_907 , \mcu/n14_adj_906 , \mcu/n657 , \mcu/s_7_6 , 
         \mcu/n354 , \mcu/n22201 , \mcu/n17_adj_1376 , \mcu/n17_adj_1374 , 
         \mcu/n693 , \mcu/n665 , \mcu/s_8_0 , \mcu/s_8_7 , \mcu/n16_adj_1331 , 
         \mcu/n10_adj_699 , \mcu/n14_adj_977 , \mcu/n22091 , \mcu/n22177 , 
         \mcu/n669 , \mcu/n18257 , \mcu/clk_in_c_enable_64 , \mcu/s_8_1 , 
         \mcu/n16_adj_1332 , \mcu/n10_adj_701 , \mcu/n14_adj_993 , \mcu/n673 , 
         \mcu/s_8_2 , \mcu/n16_adj_1333 , \mcu/n10_adj_702 , \mcu/n14_adj_989 , 
         \mcu/n677 , \mcu/s_8_3 , \mcu/n16_adj_1334 , \mcu/n10_adj_706 , 
         \mcu/n14_adj_981 , \mcu/n681 , \mcu/s_8_4 , \mcu/n16_adj_1335 , 
         \mcu/n10_adj_710 , \mcu/n14_adj_990 , \mcu/n685 , \mcu/s_8_5 , 
         \mcu/n16_adj_1336 , \mcu/n10_adj_712 , \mcu/n14_adj_976 , \mcu/n689 , 
         \mcu/s_8_6 , \mcu/n353 , \mcu/n22200 , \mcu/n17_adj_1379 , 
         \mcu/n17_adj_1378 , \mcu/n734 , \mcu/n697 , \mcu/s_9_0 , \mcu/s_9_7 , 
         \mcu/n16_adj_1324 , \mcu/n10_adj_1003 , \mcu/n14_adj_1002 , 
         \mcu/n22092 , \mcu/n22183 , \mcu/n701 , \mcu/n18361 , 
         \mcu/clk_in_c_enable_70 , \mcu/s_9_1 , \mcu/n16_adj_1325 , 
         \mcu/n10_adj_1007 , \mcu/n14_adj_1006 , \mcu/n714 , \mcu/s_9_2 , 
         \mcu/n16_adj_1326 , \mcu/n10_adj_998 , \mcu/n14_adj_997 , \mcu/n718 , 
         \mcu/s_9_3 , \mcu/n16_adj_1327 , \mcu/n10_adj_1001 , 
         \mcu/n14_adj_1000 , \mcu/n722 , \mcu/s_9_4 , \mcu/n16_adj_1328 , 
         \mcu/n10_adj_1009 , \mcu/n14_adj_1008 , \mcu/n726 , \mcu/s_9_5 , 
         \mcu/n16_adj_1329 , \mcu/n10_adj_1005 , \mcu/n14_adj_1004 , 
         \mcu/n730 , \mcu/s_9_6 , \mcu/n14459 , \mcu/n8_adj_1289 , 
         \mcu/st_zc_0 , \mcu/n20062 , \mcu/n22284 , \mcu/st_zc_1 , 
         \mcu/st_zc_2 , \mcu/n2637 , \mcu/n2755 , \mcu/n22316 , \mcu/st_zc_3 , 
         \mcu/st_zc_4 , \mcu/n22306 , \mcu/n8_adj_1453 , \mcu/n22287 , 
         \mcu/n2635 , \mcu/clk_in_c_enable_135 , \mcu/n22298 , 
         \mcu/stack_zc_d0_20_0 , instruction_15, instruction_16, 
         instruction_13, instruction_17, instruction_14, \mcu/n16364 , 
         instruction_12, \mcu/out_port_7__N_232 , out_port_0, out_port_1, 
         out_port_2, out_port_3, out_port_4, out_port_5, out_port_6, 
         out_port_7, \mcu/n16532 , \mcu/port_id_7_N_200_1 , 
         \mcu/port_id_7_N_200_0 , \mcu/n23 , \mcu/n23_adj_593 , 
         \mcu/port_id_7__N_215 , port_id_0, port_id_1, \mcu/port_id_7_N_200_3 , 
         \mcu/port_id_7_N_200_2 , \mcu/n23_adj_486 , \mcu/n23_adj_485 , 
         port_id_2, port_id_3, \mcu/port_id_7_N_200_5 , 
         \mcu/port_id_7_N_200_4 , \mcu/n23_adj_488 , \mcu/n23_adj_487 , 
         port_id_4, port_id_5, \mcu/n19634 , \mcu/n19633 , 
         \mcu/port_id_7_N_200_6 , \mcu/n23_adj_490 , \mcu/n23_adj_489 , 
         port_id_6, port_id_7, clk_in_c_enable_154, \mcu/n16633 , rgb_c_0, 
         GND_net, rgb_c_1, \mcu/n20080 , rgb_c_2, \mcu/n16524 , \mcu/n14414 , 
         rst_n_in_N_109, seg_data_2_1, seg_data_2_2, seg_data_2_0, 
         seg_data_2_3, seg_data_1_2, seg_data_1_0, seg_data_1_3, seg_data_1_1, 
         clk_in_c_enable_178, seg_led_1_c_6, seg_led_2_c_3, seg_led_1_c_5, 
         seg_led_1_c_3, seg_led_2_c_5, n16598, seg_led_2_c_2, \u1/n14 , 
         \mcu/n9_adj_815 , \mcu/write_strobe_N_287 , write_strobe, \rom/n765 , 
         \rom/n746 , \rom/n594 , \rom/n575 , \rom/n764 , \rom/n745 , 
         \rom/n593 , \rom/n574 , \rom/n19811 , \rom/n821 , \rom/n802 , 
         \rom/n707 , \rom/n688 , \rom/n19812 , \rom/n763 , \rom/n744 , 
         \rom/n592 , \rom/n573 , \rom/n19818 , \rom/n820 , \rom/n801 , 
         \rom/n706 , \rom/n687 , \rom/n19819 , \rom/n762 , \rom/n743 , 
         \rom/n591 , \rom/n572 , \rom/n19825 , \rom/n819 , \rom/n800 , 
         \rom/n705 , \rom/n686 , \rom/n19826 , \rom/n761 , \rom/n742 , 
         \rom/n590 , \rom/n571 , \rom/n19832 , \rom/n818 , \rom/n799 , 
         \rom/n704 , \rom/n685 , \rom/n19833 , \rom/n760 , \rom/n741 , 
         \rom/n589 , \rom/n570 , \rom/n19839 , \rom/n817 , \rom/n798 , 
         \rom/n703 , \rom/n684 , \rom/n19840 , \rom/n759 , \rom/n740 , 
         \rom/n588 , \rom/n569 , \rom/n19846 , \rom/n816 , \rom/n797 , 
         \rom/n702 , \rom/n683 , \rom/n19847 , \rom/n758 , \rom/n739 , 
         \rom/n587 , \rom/n568 , \rom/n19853 , \rom/n815 , \rom/n796 , 
         \rom/n701 , \rom/n682 , \rom/n19854 , \rom/n757 , \rom/n738 , 
         \rom/n586 , \rom/n567 , \rom/n19860 , \rom/n814 , \rom/n795 , 
         \rom/n700 , \rom/n681 , \rom/n19861 , \rom/n756 , \rom/n737 , 
         \rom/n585 , \rom/n566 , \rom/n19867 , \rom/n813 , \rom/n794 , 
         \rom/n699 , \rom/n680 , \rom/n19868 , \rom/n755 , \rom/n736 , 
         \rom/n584 , \rom/n565 , \rom/n19874 , \rom/n812 , \rom/n793 , 
         \rom/n698 , \rom/n679 , \rom/n19875 , \rom/n754 , \rom/n735 , 
         \rom/n583 , \rom/n564 , \rom/n19881 , \rom/n811 , \rom/n792 , 
         \rom/n697 , \rom/n678 , \rom/n19882 , \rom/n753 , \rom/n734 , 
         \rom/n582 , \rom/n563 , \rom/n19888 , \rom/n810 , \rom/n791 , 
         \rom/n696 , \rom/n677 , \rom/n19889 , \rom/n752 , \rom/n733 , 
         \rom/n581 , \rom/n562 , \rom/n19895 , \rom/n809 , \rom/n790 , 
         \rom/n695 , \rom/n676 , \rom/n19896 , \rom/n751 , \rom/n732 , 
         \rom/n580 , \rom/n561 , \rom/n19902 , \rom/n808 , \rom/n789 , 
         \rom/n694 , \rom/n675 , \rom/n19903 , \rom/n750 , \rom/n731 , 
         \rom/n579 , \rom/n560 , \rom/n19909 , \rom/n807 , \rom/n788 , 
         \rom/n693 , \rom/n674 , \rom/n19910 , \rom/n749 , \rom/n730 , 
         \rom/n578 , \rom/n559 , \rom/n19916 , \rom/n806 , \rom/n787 , 
         \rom/n692 , \rom/n673 , \rom/n19917 , \rom/n748 , \rom/n729 , 
         \rom/n577 , \rom/n558 , \rom/n19923 , \rom/n805 , \rom/n786 , 
         \rom/n691 , \rom/n672 , \rom/n19924 , \mcu/n9_adj_1116 , \mcu/n22250 , 
         n7908, \mcu/n10_adj_1448 , \mcu/Z_N_387_7 , \mcu/n22251 , 
         \mcu/n19018 , \mcu/n19022 , \mcu/n16 , \mcu/n13_adj_1630 , 
         \mcu/n9_adj_1050 , \mcu/n22238 , n16312, \mcu/n10_adj_1287 , 
         \mcu/n22240 , \mcu/n18834 , \mcu/n18838 , \mcu/n16_adj_493 , 
         \mcu/n13_adj_497 , \mcu/n11_adj_1265 , \mcu/n22237 , n16345, 
         \mcu/n16331 , \mcu/n6_adj_1408 , \mcu/n18826 , \mcu/n9_adj_1031 , 
         \mcu/n22232 , \mcu/n10_adj_1249 , \mcu/n22234 , \mcu/n18650 , 
         \mcu/n18654 , \mcu/n16_adj_514 , \mcu/n13_adj_1634 , 
         \mcu/n9_adj_1010 , \mcu/n22254 , \mcu/n10_adj_1207 , \mcu/n22257 , 
         \mcu/n18466 , \mcu/n18321 , \mcu/n16_adj_541 , \mcu/n13_adj_545 , 
         \mcu/n11_adj_1194 , \mcu/n22258 , n16346, \mcu/n16326 , 
         \mcu/n6_adj_1446 , \mcu/n18306 , \mcu/n9_adj_994 , \mcu/n10_adj_1156 , 
         \mcu/n18282 , \mcu/n18286 , \mcu/n16_adj_560 , \mcu/n13_adj_1638 , 
         \mcu/n9_adj_956 , \mcu/n10_adj_1100 , \mcu/n18098 , \mcu/n18102 , 
         \mcu/n16_adj_576 , \mcu/n13_adj_579 , \mcu/n11_adj_1036 , 
         n142_adj_1664, \mcu/n160_adj_819 , \mcu/n6_adj_1464 , \mcu/n18090 , 
         \mcu/n9_adj_905 , \mcu/n10_adj_926 , \mcu/n17914 , \mcu/n17918 , 
         \mcu/n16_adj_599 , \mcu/n13_adj_1641 , \mcu/n9_adj_876 , 
         \mcu/n10_adj_735 , \mcu/n17730 , \mcu/n17734 , \mcu/n16_adj_616 , 
         \mcu/n13_adj_619 , \mcu/n11_adj_1631 , n145, \mcu/n162 , 
         \mcu/n6_adj_1512 , \mcu/n17722 , \mcu/n9_adj_864 , \mcu/n10_adj_1603 , 
         \mcu/n17546 , \mcu/n17550 , \mcu/n16_adj_641 , \mcu/n13_adj_1644 , 
         \mcu/n9_adj_820 , \mcu/n10_adj_1545 , \mcu/n17362 , \mcu/n17366 , 
         \mcu/n16_adj_671 , \mcu/n13_adj_675 , \mcu/n11_adj_688 , n16290, 
         \mcu/n16283 , \mcu/n6 , \mcu/n17354 , \mcu/n21794 , \mcu/n21791 , 
         \mcu/n21795 , \mcu/n9_adj_800 , \mcu/n10_adj_1470 , \mcu/n17178 , 
         \mcu/n17182 , \mcu/n16_adj_756 , \mcu/n13_adj_1650 , \mcu/n9_adj_777 , 
         \mcu/n10_adj_1371 , \mcu/n16994 , \mcu/n16998 , \mcu/n16_adj_842 , 
         \mcu/n13_adj_847 , \mcu/n11_adj_1303 , n16289, \mcu/n16282 , 
         \mcu/n6_adj_694 , \mcu/n16986 , \mcu/n10_adj_652 , \mcu/n16810 , 
         \mcu/n16814 , \mcu/n16_adj_879 , \mcu/n13_adj_1654 , \mcu/n30 , 
         \mcu/n11804 , \mcu/n19961 , \mcu/Z_N_377 , \mcu/n61 , 
         \mcu/n5_adj_732 , \mcu/n10_adj_1450 , \mcu/Z_N_387_0 , \mcu/n18869 , 
         \mcu/n16_adj_953 , \mcu/n13_adj_1632 , \mcu/n5_adj_713 , 
         \mcu/n10_adj_1250 , \mcu/n18501 , \mcu/n16_adj_962 , 
         \mcu/n13_adj_1635 , \mcu/n5_adj_1155 , \mcu/n10_adj_1157 , 
         \mcu/n18133 , \mcu/n16_adj_967 , \mcu/n13_adj_1639 , \mcu/n5_adj_602 , 
         \mcu/n10_adj_937 , \mcu/n17765 , \mcu/n16_adj_969 , 
         \mcu/n13_adj_1642 , \mcu/n5_adj_1429 , \mcu/n10_adj_1604 , 
         \mcu/n17397 , \mcu/n16_adj_975 , \mcu/n13_adj_1645 , 
         \mcu/n5_adj_1198 , \mcu/n10_adj_1471 , \mcu/n17029 , 
         \mcu/n16_adj_980 , \mcu/n13_adj_1652 , \mcu/n5 , \mcu/n10_adj_648 , 
         \mcu/n16662 , \mcu/n16_adj_983 , \mcu/n13_adj_1655 , \mcu/n16618 , 
         \mcu/n85 , \mcu/n58 , \mcu/n64_adj_1492 , \mcu/n5_adj_1174 , 
         \mcu/n10_adj_1177 , \mcu/n19237 , \mcu/n19390 , \mcu/n16_adj_986 , 
         \mcu/n13_adj_1626 , \mcu/n5_adj_623 , \mcu/n10_adj_1525 , 
         \mcu/n19053 , \mcu/n19206 , \mcu/n16_adj_988 , \mcu/n13_adj_1629 , 
         \mcu/n5_adj_1248 , \mcu/n10_adj_1288 , \mcu/n18685 , 
         \mcu/n16_adj_1026 , \mcu/n13_adj_1633 , \mcu/n5_adj_1206 , 
         \mcu/n10_adj_1208 , \mcu/n18317 , \mcu/n16_adj_1084 , 
         \mcu/n13_adj_1637 , \mcu/n5_adj_1091 , \mcu/n10_adj_1107 , 
         \mcu/n17949 , \mcu/n16_adj_1132 , \mcu/n13_adj_1640 , 
         \mcu/n5_adj_1183 , \mcu/n10_adj_733 , \mcu/n17581 , 
         \mcu/n16_adj_1143 , \mcu/n13_adj_1643 , \mcu/n5_adj_1159 , 
         \mcu/n10_adj_1548 , \mcu/n17213 , \mcu/n16_adj_1163 , 
         \mcu/n13_adj_1647 , \mcu/n5_adj_1148 , \mcu/n10_adj_1377 , 
         \mcu/n16845 , \mcu/n16_adj_1182 , \mcu/n13_adj_1653 , 
         \mcu/n5_adj_1612 , \mcu/n10_adj_1617 , \mcu/n19421 , \mcu/n19574 , 
         \mcu/n16_adj_1217 , \mcu/n13_adj_1622 , \mcu/n4_adj_1602 , 
         \mcu/n12_adj_1582 , \mcu/n22223 , \mcu/n6_adj_1584 , \mcu/n16636 , 
         \mcu/n16_adj_843 , \mcu/C_N_351_0 , \mcu/n50 , \mcu/n22235 , 
         \mcu/n19547 , \mcu/n22229 , \mcu/n19363 , \mcu/n22255 , \mcu/n19179 , 
         \mcu/n22245 , \mcu/n18995 , \mcu/n18811 , \mcu/n18627 , \mcu/n18363 , 
         \mcu/n18259 , \mcu/n18075 , \mcu/n17891 , \mcu/n17707 , \mcu/n17523 , 
         \mcu/n17339 , \mcu/n17155 , \mcu/n16971 , \mcu/n16727 , 
         \mcu/n8_adj_695 , \mcu/n8_adj_849 , \mcu/n11916 , n206, \mcu/n103 , 
         \mcu/n16122 , \mcu/n160 , \mcu/n14802 , \mcu/n22328 , \mcu/n16484 , 
         \mcu/n21532 , \mcu/n22325 , \mcu/n5_adj_861 , \mcu/n4_adj_1040 , 
         \mcu/n4_adj_1039 , \mcu/n21187 , \mcu/n24 , \mcu/n105 , \mcu/n19584 , 
         \mcu/n19585 , \mcu/n19588 , \mcu/n19586 , \mcu/n19587 , \mcu/n19589 , 
         \mcu/n19599 , \mcu/n19600 , \mcu/n19603 , \mcu/n19601 , \mcu/n19602 , 
         \mcu/n19604 , \mcu/n19614 , \mcu/n19615 , \mcu/n19618 , \mcu/n19616 , 
         \mcu/n19617 , \mcu/n19619 , \mcu/n11_adj_1577 , \mcu/n7946 , n7942, 
         \mcu/n2_adj_1019 , \mcu/n19562 , \mcu/n19629 , \mcu/n19630 , 
         \mcu/n11_adj_1569 , \mcu/n22231 , \mcu/n7945 , n7941, 
         \mcu/n2_adj_1015 , \mcu/n19378 , \mcu/n19631 , \mcu/n19632 , 
         \mcu/n11_adj_689 , \mcu/n7944 , n7940, \mcu/n2_adj_1011 , 
         \mcu/n19194 , \mcu/n11_adj_1411 , \mcu/n22248 , n7922, \mcu/n7926 , 
         \mcu/n6_adj_995 , \mcu/n19010 , \mcu/n19644 , \mcu/n11_adj_1415 , 
         \mcu/n7943 , n7939, \mcu/n2_adj_991 , \mcu/n19645 , \mcu/n19648 , 
         \mcu/n19646 , \mcu/n22322 , \mcu/n11_adj_1266 , \mcu/n16349 , n16315, 
         \mcu/n2_adj_971 , \mcu/n11_adj_1226 , n16332, \mcu/n16338 , 
         \mcu/n6_adj_958 , \mcu/n18642 , \mcu/n11_adj_1227 , \mcu/n16355 , 
         n16348, \mcu/n2_adj_949 , \mcu/n19647 , \mcu/n19649 , \mcu/n19659 , 
         \mcu/n19660 , \mcu/n19663 , \mcu/n19661 , \mcu/n11_adj_1195 , 
         \mcu/n16350 , n16316, \mcu/n2_adj_947 , \mcu/n19662 , \mcu/n19664 , 
         \mcu/n19674 , \mcu/n19675 , \mcu/n19678 , \mcu/n11_adj_1144 , n16327, 
         \mcu/n16341 , \mcu/n6_adj_945 , \mcu/n18274 , \mcu/n19676 , 
         \mcu/n19677 , \mcu/n19679 , \mcu/n19685 , \mcu/n11_adj_1145 , 
         \mcu/n16347 , n16351, \mcu/n2_adj_941 , \mcu/n19686 , 
         \mcu/n11_adj_1049 , \mcu/n63 , n80, \mcu/n2_adj_938 , \mcu/n19692 , 
         \mcu/n19693 , \mcu/n11_adj_828 , n143_adj_1665, \mcu/n161 , 
         \mcu/n6_adj_935 , \mcu/n17906 , \mcu/n19699 , \mcu/n19700 , 
         \mcu/n11_adj_834 , \mcu/n64 , n81, \mcu/n2_adj_927 , \mcu/n19706 , 
         \mcu/n19707 , \mcu/n11_adj_1636 , \mcu/n65 , n82, \mcu/n2_adj_922 , 
         \mcu/n19713 , \mcu/n11_adj_1583 , n146_adj_1666, \mcu/n163 , 
         \mcu/n6_adj_914 , \mcu/n17538 , \mcu/n19714 , \mcu/n11_adj_1585 , 
         \mcu/n66_adj_789 , n83, \mcu/n2_adj_901 , \mcu/n19720 , 
         \mcu/n11_adj_693 , \mcu/n16258 , n16276, \mcu/n2_adj_891 , 
         \mcu/n19721 , \mcu/n19727 , \mcu/n19728 , \mcu/n19734 , 
         \mcu/n11_adj_1431 , n16285, \mcu/n16269 , \mcu/n6_adj_884 , 
         \mcu/n17170 , \mcu/n19735 , \mcu/n13_adj_736 , \mcu/n11_adj_1432 , 
         \mcu/n16244 , n16260, \mcu/n2_adj_880 , \mcu/n19742 , 
         \mcu/n13_adj_731 , \mcu/n22319 , \mcu/n11_adj_1304 , \mcu/n16259 , 
         n16277, \mcu/n2_adj_855 , \mcu/n19748 , \mcu/n13_adj_748 , 
         \mcu/n19754 , \mcu/n11_adj_1218 , n16284, \mcu/n16268 , 
         \mcu/n6_adj_852 , \mcu/n16802 , \mcu/n13_adj_515 , \mcu/n19760 , 
         \mcu/n13_adj_744 , \mcu/n19766 , \mcu/n11_adj_1219 , \mcu/n16252 , 
         n16261, \mcu/n2 , \mcu/n13_adj_516 , \mcu/n7628 , \mcu/n21796 , 
         \mcu/n16_adj_848 , \mcu/n19778 , \mcu/n19779 , \mcu/n19782 , 
         \mcu/n19780 , \mcu/n19781 , \mcu/n19783 , \mcu/n19787 , 
         \mcu/n13_adj_844 , \mcu/n16389 , \mcu/n53 , \mcu/n13_adj_739 , 
         \mcu/n19793 , \mcu/n19796 , \mcu/n5_adj_737 , \mcu/n9_adj_1466 , 
         \mcu/n10_adj_1656 , \mcu/n19570 , \mcu/n16_adj_1620 , 
         \mcu/n13_adj_1619 , \mcu/n11_adj_1579 , n7919, \mcu/n7923 , 
         \mcu/n6_adj_838 , \mcu/n9_adj_1175 , \mcu/n10_adj_1197 , \mcu/n19386 , 
         \mcu/n16_adj_1624 , \mcu/n13_adj_1623 , \mcu/n11_adj_1571 , n7920, 
         \mcu/n7924 , \mcu/n6_adj_781 , \mcu/n9_adj_631 , \mcu/n10_adj_1541 , 
         \mcu/n19202 , \mcu/n16_adj_1628 , \mcu/n13_adj_1627 , 
         \mcu/n11_adj_692 , n7921, \mcu/n7925 , \mcu/n6_adj_721 , 
         \mcu/stack_zc_19_1 , \mcu/stack_zc_18_1 , \mcu/stack_zc_17_1 , 
         \mcu/stack_zc_16_1 , \mcu/n19928 , \mcu/stack_zc_d0_19_0 , 
         \mcu/stack_zc_d0_18_0 , \mcu/stack_zc_d0_17_0 , 
         \mcu/stack_zc_d0_16_0 , \mcu/n19931 , \mcu/stack_zc_d0_3_0 , 
         \mcu/stack_zc_d0_2_0 , \mcu/stack_zc_d0_1_0 , \mcu/n19940 , 
         \mcu/stack_zc_d0_7_0 , \mcu/stack_zc_d0_6_0 , \mcu/stack_zc_d0_5_0 , 
         \mcu/stack_zc_d0_4_0 , \mcu/n19941 , \mcu/n19944 , 
         \mcu/stack_zc_d0_11_0 , \mcu/stack_zc_d0_10_0 , \mcu/stack_zc_d0_9_0 , 
         \mcu/stack_zc_d0_8_0 , \mcu/n19945 , \mcu/n19942 , \mcu/n19946 , 
         \mcu/stack_zc_d0_15_0 , \mcu/stack_zc_d0_14_0 , 
         \mcu/stack_zc_d0_13_0 , \mcu/stack_zc_d0_12_0 , \mcu/n19943 , 
         \mcu/stack_zc_3_1 , \mcu/stack_zc_2_1 , \mcu/stack_zc_1_1 , 
         \mcu/n19955 , \mcu/stack_zc_7_1 , \mcu/stack_zc_6_1 , 
         \mcu/stack_zc_5_1 , \mcu/stack_zc_4_1 , \mcu/n19956 , \mcu/n19959 , 
         \mcu/stack_zc_11_1 , \mcu/stack_zc_10_1 , \mcu/stack_zc_9_1 , 
         \mcu/stack_zc_8_1 , \mcu/n19960 , \mcu/n19957 , \mcu/stack_zc_15_1 , 
         \mcu/stack_zc_14_1 , \mcu/stack_zc_13_1 , \mcu/stack_zc_12_1 , 
         \mcu/n19958 , \mcu/n8_adj_708 , \mcu/n10_adj_586 , \mcu/n22268 , 
         \mcu/n22267 , \mcu/n20170 , \mcu/n22276 , \mcu/n22263 , \mcu/n22264 , 
         \mcu/n20152 , \mcu/n20268 , \mcu/n20317 , \mcu/n22117 , n2075, n16417, 
         \mcu/n19394 , \mcu/n13_adj_520 , \mcu/Z_N_387_2 , \mcu/n22259 , 
         \mcu/n22252 , \mcu/n13_adj_531 , \mcu/n22129 , \mcu/n22128 , 
         \mcu/n22277 , \mcu/Z_N_387_3 , \mcu/n13_adj_625 , \mcu/Z_N_387_4 , 
         \mcu/n13_adj_655 , \mcu/Z_N_387_1 , \mcu/n13_adj_657 , 
         \mcu/Z_N_387_5 , \mcu/n13_adj_659 , \mcu/Z_N_387_6 , 
         \mcu/n13_adj_661 , \mcu/n22307 , \mcu/n7746 , 
         \mcu/clk_in_c_enable_138 , \mcu/n13_adj_696 , \mcu/n13_adj_703 , 
         \mcu/n13_adj_714 , \mcu/n13_adj_717 , \mcu/n13_adj_725 , 
         \mcu/n10_adj_863 , \mcu/n22236 , \mcu/n22230 , \mcu/n7_adj_1458 , 
         \mcu/n16487 , \mcu/n11_adj_872 , \mcu/n10_adj_776 , \mcu/n9_adj_1457 , 
         \mcu/n13_adj_940 , \mcu/n22233 , \mcu/n13_adj_954 , \mcu/n13_adj_955 , 
         \mcu/n13_adj_957 , \mcu/n13_adj_963 , \mcu/n13_adj_970 , 
         \mcu/n13_adj_1121 , \mcu/n22239 , \mcu/n13_adj_1124 , 
         \mcu/n13_adj_1125 , \mcu/n13_adj_1128 , \mcu/n13_adj_1129 , 
         \mcu/n13_adj_1130 , \mcu/n22246 , \mcu/n13_adj_1160 , 
         \mcu/n13_adj_1166 , \mcu/n13_adj_1167 , \mcu/n13_adj_1170 , 
         \mcu/n13_adj_1172 , \mcu/n13_adj_1173 , \mcu/n13_adj_1178 , 
         \mcu/n13_adj_1184 , \mcu/n13_adj_1185 , \mcu/n13_adj_1187 , 
         \mcu/n13_adj_1190 , \mcu/n13_adj_1193 , \mcu/n22253 , 
         \mcu/n13_adj_1209 , \mcu/n13_adj_1210 , \mcu/n13_adj_1211 , 
         \mcu/n13_adj_1212 , \mcu/n13_adj_1213 , \mcu/n13_adj_1214 , 
         \mcu/n13_adj_1251 , \mcu/n13_adj_1252 , \mcu/n13_adj_1253 , 
         \mcu/n13_adj_1254 , \mcu/n13_adj_1255 , \mcu/n13_adj_1256 , 
         \mcu/n13_adj_1290 , \mcu/n13_adj_1291 , \mcu/n13_adj_1292 , 
         \mcu/n13_adj_1293 , \mcu/n13_adj_1294 , \mcu/n13_adj_1295 , 
         \mcu/n13_adj_1380 , \mcu/n13_adj_1384 , \mcu/n13_adj_1387 , 
         \mcu/n13_adj_1390 , \mcu/n13_adj_1394 , \mcu/n13_adj_1396 , 
         \mcu/n13_adj_1451 , \mcu/n13_adj_1452 , \mcu/n13_adj_1459 , 
         \mcu/n13_adj_1460 , \mcu/n13_adj_1462 , \mcu/n13_adj_1469 , 
         \mcu/n13_adj_1473 , \mcu/n13_adj_1474 , \mcu/n22279 , \mcu/n22125 , 
         \mcu/n22124 , \mcu/n13_adj_1486 , \mcu/n13_adj_1487 , 
         \mcu/n13_adj_1488 , \mcu/n13_adj_1502 , \mcu/n13_adj_1529 , 
         \mcu/n13_adj_1530 , \mcu/n13_adj_1531 , \mcu/n13_adj_1532 , 
         \mcu/n13_adj_1534 , \mcu/n13_adj_1540 , \mcu/n13_adj_1553 , 
         \mcu/n13_adj_1555 , \mcu/n13_adj_1561 , \mcu/n13_adj_1562 , 
         \mcu/n13_adj_1564 , \mcu/n13_adj_1566 , \mcu/n13_adj_1605 , 
         \mcu/n13_adj_1606 , \mcu/n13_adj_1607 , \mcu/n13_adj_1608 , 
         \mcu/n13_adj_1609 , \mcu/n13_adj_1610 , \mcu/n13_adj_1615 , 
         \mcu/n13_adj_1616 , \mcu/n13_adj_1618 , \mcu/n13_adj_1621 , 
         \mcu/n13_adj_1625 , \mcu/n13_adj_1649 , \mcu/n9_adj_707 , \u1/n4 , 
         \u1/n16478 , \u1/n16386 , \u1/n12064 , \u1/n4_adj_1663 , \u1/n16387 , 
         n14409, \u1/n14348 , \u1/n22 , \u1/n10 , n7623, n10_adj_1673, n14, 
         \rom/n236 , \rom/n199 , clk_in_c_enable_176, led1_c_0, led2_c_1, 
         n7646, led3_c_2, led4_c_3, n2085, n22109, \mcu/n21035 , \mcu/n22227 , 
         \mcu/n19026 , n9, n9_adj_1671, n10, n10_adj_1669, n8, n8_adj_1667, 
         n7_adj_1668, n7, \rom/n16465 , n2081, \mcu/n8_adj_830 , \mcu/n22291 , 
         \mcu/n16558 , \rom/n210 , n2071, n8_adj_1672, \mcu/n22249 , 
         \mcu/n16792 , \mcu/n21062 , n116, \mcu/n16357 , n16319, \mcu/n6928 , 
         n7934, \mcu/n16251 , n16279, \mcu/n6900 , n7932, \mcu/n7094 , n114, 
         \mcu/n16358 , n16318, \mcu/n16246 , n16278, \mcu/n16356 , n16330, 
         \mcu/n7080 , n115, \mcu/n6914 , n7933, \mcu/n16245 , n16264, 
         \mcu/n16354 , n16336, \mcu/n6886 , n7931, \mcu/n16253 , n16265, 
         \mcu/n7052 , n117, n16421, \mcu/n22278 , \mcu/n226 , \mcu/n22152 , 
         \mcu/n22151 , \mcu/n8773 , \mcu/n8627 , \mcu/n17508 , \mcu/n20371 , 
         \mcu/n22148 , \mcu/n22149 , \mcu/n22150 , \mcu/n8647 , \mcu/n227 , 
         \mcu/n22146 , \mcu/n22145 , \mcu/n20131 , \mcu/n17324 , \mcu/n22142 , 
         \mcu/n22143 , \mcu/n22144 , \mcu/n228 , \mcu/n22140 , \mcu/n22139 , 
         \mcu/n20199 , \mcu/n17140 , \mcu/n22136 , \mcu/n22137 , \mcu/n22138 , 
         \mcu/n22285 , \mcu/clk_in_c_enable_129 , \mcu/n22282 , 
         \mcu/clk_in_c_enable_142 , \mcu/n229 , \mcu/n22134 , \mcu/n22133 , 
         \mcu/n22283 , \mcu/n22304 , \mcu/clk_in_c_enable_147 , 
         \mcu/clk_in_c_enable_130 , \mcu/n20377 , \mcu/n8070 , \mcu/n20305 , 
         \mcu/clk_in_c_enable_141 , \mcu/n10_adj_716 , \mcu/n14_adj_1526 , 
         \mcu/n8044 , \mcu/n21081 , \mcu/n222 , \mcu/n22172 , \mcu/n22173 , 
         \mcu/n18268 , \mcu/n16508 , \mcu/clk_in_c_enable_133 , \mcu/n16596 , 
         \mcu/n55 , \mcu/clk_in_c_enable_136 , \mcu/n16236 , \mcu/C_N_352_0 , 
         \mcu/n56 , \mcu/n22217 , \mcu/n22093 , \mcu/n21098 , \mcu/n221 , 
         \mcu/n22178 , \mcu/n22179 , \mcu/n18452 , \mcu/n22095 , \mcu/n22218 , 
         \mcu/n10_adj_812 , \mcu/n16_adj_1375 , \mcu/n22097 , \mcu/n22275 , 
         \mcu/n217 , \mcu/clk_in_c_enable_139 , \mcu/n22274 , \mcu/n16644 , 
         \mcu/n22123 , \mcu/n16652 , \mcu/n20976 , \mcu/n17348 , \mcu/n16956 , 
         \mcu/n22215 , \mcu/n22273 , \mcu/n22216 , \mcu/n22272 , \mcu/n22280 , 
         \mcu/n22260 , \mcu/n22271 , \mcu/n22198 , \mcu/n22221 , \mcu/n16378 , 
         \mcu/n22270 , \mcu/n22243 , \mcu/n16590 , \mcu/n22269 , 
         \mcu/n11_adj_1456 , \mcu/n15_adj_1455 , \mcu/n22130 , \mcu/n22131 , 
         \mcu/n22132 , \mcu/n22300 , \mcu/clk_in_c_enable_140 , \mcu/n6978 , 
         \mcu/n17_adj_1454 , \mcu/n22106 , \mcu/n22222 , \mcu/n15_adj_833 , 
         \mcu/n8789 , \mcu/n20 , \mcu/n20074 , \mcu/n7_adj_837 , \mcu/n22082 , 
         \mcu/n10_adj_871 , \mcu/n7066 , \mcu/clk_in_c_enable_148 , 
         \mcu/n21115 , \mcu/n220 , \mcu/n22184 , \mcu/n22185 , \mcu/n18636 , 
         \mcu/port_id_7_N_200_7 , \mcu/n16409 , \mcu/n21515 , \mcu/n5_adj_964 , 
         \mcu/n19403 , \mcu/n22108 , \mcu/n22115 , \mcu/n20184 , 
         \mcu/stack_zc_20_1 , \mcu/n21 , \mcu/n19556 , \mcu/n20160 , 
         \mcu/n20077 , \mcu/n17195 , \mcu/n20164 , \mcu/n18084 , \mcu/n22168 , 
         \mcu/n22170 , \mcu/n20167 , \mcu/n21132 , \mcu/n219 , \mcu/n22190 , 
         \mcu/n22191 , \mcu/n18820 , \mcu/n14417 , \mcu/n17931 , \mcu/n20203 , 
         \mcu/n20914 , \mcu/n16980 , \mcu/n22192 , \mcu/n22194 , \mcu/n20324 , 
         \mcu/n22083 , \mcu/n18667 , \mcu/n20358 , \mcu/n22119 , \mcu/n20955 , 
         \mcu/n17164 , \mcu/n21170 , \mcu/n218 , \mcu/n22207 , \mcu/n22208 , 
         \mcu/n19004 , \mcu/n17370 , \mcu/n17379 , \mcu/n18106 , \mcu/n18115 , 
         \mcu/n18842 , \mcu/n18851 , \mcu/n21186 , \mcu/n19164 , \mcu/n22214 , 
         \mcu/n18796 , \mcu/n22193 , \mcu/n20349 , \mcu/n18612 , \mcu/n22188 , 
         \mcu/n22187 , \mcu/n20366 , \mcu/n17002 , \mcu/n17011 , \mcu/n17738 , 
         \mcu/n224 , \mcu/n22160 , \mcu/n22161 , \mcu/n17747 , \mcu/n18474 , 
         \mcu/n18483 , \mcu/n18368 , \mcu/n22182 , \mcu/n22181 , \mcu/n20089 , 
         \mcu/n19210 , \mcu/n216 , \mcu/n22111 , \mcu/n22110 , 
         \mcu/clk_in_c_enable_132 , \mcu/n19219 , \mcu/n10_adj_1133 , 
         \mcu/n18244 , \mcu/n22176 , \mcu/n22175 , \mcu/n20144 , \mcu/n22118 , 
         \mcu/n22205 , \mcu/n17186 , \mcu/n18060 , \mcu/n22169 , \mcu/n20177 , 
         \mcu/n17922 , \mcu/n223 , \mcu/n22166 , \mcu/n22167 , \mcu/n18658 , 
         \mcu/n16818 , \mcu/n16827 , \mcu/n17876 , \mcu/n22164 , \mcu/n22163 , 
         \mcu/n20258 , \mcu/n17692 , \mcu/n22158 , \mcu/n22157 , \mcu/n20312 , 
         \mcu/n17554 , \mcu/n225 , \mcu/n22154 , \mcu/n22155 , \mcu/n17563 , 
         \mcu/n18290 , \mcu/n18299 , \mcu/n19348 , \mcu/n22121 , \mcu/n22120 , 
         \mcu/n20194 , \mcu/n21201 , \mcu/n19188 , \mcu/n20384 , \mcu/n22174 , 
         \mcu/n20128 , \mcu/n17532 , \mcu/n20354 , \mcu/n20155 , \mcu/n22210 , 
         \mcu/n22212 , \mcu/n20292 , \mcu/n20321 , \mcu/n20302 , \mcu/n20375 , 
         \mcu/n17716 , \mcu/n22156 , \mcu/n20297 , \mcu/n20346 , \mcu/n22180 , 
         \mcu/n20382 , \mcu/n20095 , \mcu/n20263 , \mcu/n19035 , \mcu/n20285 , 
         \mcu/n21226 , \mcu/n19372 , \mcu/n16522 , \mcu/clk_in_c_enable_144 , 
         \mcu/n19532 , \mcu/n22114 , \mcu/n215 , \mcu/n22113 , \mcu/n22112 , 
         \mcu/n22107 , \mcu/n21255 , \mcu/n22211 , \mcu/n22126 , \mcu/n16672 , 
         \mcu/n22127 , \mcu/n2063 , \mcu/n18980 , \mcu/n16800 , \mcu/n20251 , 
         \mcu/n20289 , \mcu/n22162 , \mcu/n20287 , \mcu/n22186 , \mcu/n21529 , 
         \mcu/n14425 , \mcu/n22 , \mcu/n16622 , \mcu/n22226 , \mcu/n22224 , 
         \mcu/n22225 , \mcu/n20344 , \mcu/clk_in_c_enable_146 , \mcu/n16520 , 
         \mcu/n4_adj_1536 , \mcu/n16518 , \mcu/n21001 , \mcu/n20189 , 
         \mcu/n17900 , \mcu/n21018 , \mcu/n10_adj_1581 , key_c_3, key_c_2, 
         \mcu/n20361 , \mcu/n20231 , \mcu/n20182 , seg_led_1_c_1, 
         seg_led_1_c_4, seg_led_1_c_2, seg_led_1_c_0, seg_led_2_c_6, 
         seg_led_2_c_4, seg_led_2_c_1, seg_led_2_c_0, 
         \mcu/clk_in_c_enable_149 , \mcu/clk_in_c_enable_131 , 
         \mcu/clk_in_c_enable_145 , led5_c_4, led6_c_5, led7_c_6, led8_c_7, 
         \mcu/clk_in_c_enable_143 , sw_c_1, sw_c_0, \mcu/clk_in_c_enable_137 , 
         VCCI;

  u1_SLICE_0 \u1/SLICE_0 ( .A0(cnt_p_23), .DI0(\u1/n102 ), .LSR(n857), 
    .CLK(clk_in_c), .FCI(\u1/n14314 ), .F0(\u1/n102 ), .Q0(cnt_p_23));
  u1_SLICE_1 \u1/SLICE_1 ( .A1(cnt_p_22), .A0(\u1/cnt_p_21 ), .DI1(\u1/n103 ), 
    .DI0(\u1/n104 ), .LSR(n857), .CLK(clk_in_c), .FCI(\u1/n14313 ), 
    .F0(\u1/n104 ), .Q0(\u1/cnt_p_21 ), .F1(\u1/n103 ), .Q1(cnt_p_22), 
    .FCO(\u1/n14314 ));
  u1_SLICE_2 \u1/SLICE_2 ( .A1(\u1/cnt_p_20 ), .A0(\u1/cnt_p_19 ), 
    .DI1(\u1/n105 ), .DI0(\u1/n106 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14312 ), .F0(\u1/n106 ), .Q0(\u1/cnt_p_19 ), .F1(\u1/n105 ), 
    .Q1(\u1/cnt_p_20 ), .FCO(\u1/n14313 ));
  u1_SLICE_3 \u1/SLICE_3 ( .A1(\u1/cnt_p_18 ), .A0(\u1/cnt_p_17 ), 
    .DI1(\u1/n107 ), .DI0(\u1/n108 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14311 ), .F0(\u1/n108 ), .Q0(\u1/cnt_p_17 ), .F1(\u1/n107 ), 
    .Q1(\u1/cnt_p_18 ), .FCO(\u1/n14312 ));
  u1_SLICE_4 \u1/SLICE_4 ( .A1(\u1/cnt_p_16 ), .A0(\u1/cnt_p_15 ), 
    .DI1(\u1/n109 ), .DI0(\u1/n110 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14310 ), .F0(\u1/n110 ), .Q0(\u1/cnt_p_15 ), .F1(\u1/n109 ), 
    .Q1(\u1/cnt_p_16 ), .FCO(\u1/n14311 ));
  u1_SLICE_5 \u1/SLICE_5 ( .A1(\u1/cnt_p_14 ), .A0(\u1/cnt_p_13 ), 
    .DI1(\u1/n111 ), .DI0(\u1/n112 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14309 ), .F0(\u1/n112 ), .Q0(\u1/cnt_p_13 ), .F1(\u1/n111 ), 
    .Q1(\u1/cnt_p_14 ), .FCO(\u1/n14310 ));
  u1_SLICE_6 \u1/SLICE_6 ( .A1(\u1/cnt_p_12 ), .A0(\u1/cnt_p_11 ), 
    .DI1(\u1/n113 ), .DI0(\u1/n114 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14308 ), .F0(\u1/n114 ), .Q0(\u1/cnt_p_11 ), .F1(\u1/n113 ), 
    .Q1(\u1/cnt_p_12 ), .FCO(\u1/n14309 ));
  u1_SLICE_7 \u1/SLICE_7 ( .A1(\u1/cnt_p_10 ), .A0(\u1/cnt_p_9 ), 
    .DI1(\u1/n115 ), .DI0(\u1/n116 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14307 ), .F0(\u1/n116 ), .Q0(\u1/cnt_p_9 ), .F1(\u1/n115 ), 
    .Q1(\u1/cnt_p_10 ), .FCO(\u1/n14308 ));
  u1_SLICE_8 \u1/SLICE_8 ( .A1(\u1/cnt_p_8 ), .A0(\u1/cnt_p_7 ), 
    .DI1(\u1/n117 ), .DI0(\u1/n118 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14306 ), .F0(\u1/n118 ), .Q0(\u1/cnt_p_7 ), .F1(\u1/n117 ), 
    .Q1(\u1/cnt_p_8 ), .FCO(\u1/n14307 ));
  u1_SLICE_9 \u1/SLICE_9 ( .A1(\u1/cnt_p_6 ), .A0(\u1/cnt_p_5 ), 
    .DI1(\u1/n119 ), .DI0(\u1/n120 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14305 ), .F0(\u1/n120 ), .Q0(\u1/cnt_p_5 ), .F1(\u1/n119 ), 
    .Q1(\u1/cnt_p_6 ), .FCO(\u1/n14306 ));
  u1_SLICE_10 \u1/SLICE_10 ( .A1(\u1/cnt_p_4 ), .A0(\u1/cnt_p_3 ), 
    .DI1(\u1/n121 ), .DI0(\u1/n122 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14304 ), .F0(\u1/n122 ), .Q0(\u1/cnt_p_3 ), .F1(\u1/n121 ), 
    .Q1(\u1/cnt_p_4 ), .FCO(\u1/n14305 ));
  u1_SLICE_11 \u1/SLICE_11 ( .A1(\u1/cnt_p_2 ), .A0(\u1/cnt_p_1 ), 
    .DI1(\u1/n123 ), .DI0(\u1/n124 ), .LSR(n857), .CLK(clk_in_c), 
    .FCI(\u1/n14303 ), .F0(\u1/n124 ), .Q0(\u1/cnt_p_1 ), .F1(\u1/n123 ), 
    .Q1(\u1/cnt_p_2 ), .FCO(\u1/n14304 ));
  u1_SLICE_12 \u1/SLICE_12 ( .A1(\u1/cnt_p_0 ), .DI1(\u1/n125 ), .LSR(n857), 
    .CLK(clk_in_c), .F1(\u1/n125 ), .Q1(\u1/cnt_p_0 ), .FCO(\u1/n14303 ));
  SLICE_13 SLICE_13( .A1(cnt_14), .A0(cnt_13), .DI1(n151), .DI0(n152), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14293), .F0(n152), .Q0(cnt_13), 
    .F1(n151), .Q1(cnt_14), .FCO(n14294));
  SLICE_14 SLICE_14( .A1(cnt_4), .B0(cnt_2), .A0(cnt_3), .FCO(n14326));
  SLICE_15 SLICE_15( .A0(cnt_31), .FCI(n14325), .F1(cnt_31__N_88));
  SLICE_16 SLICE_16( .A1(cnt_12), .A0(cnt_11), .DI1(n153), .DI0(n154), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14292), .F0(n154), .Q0(cnt_11), 
    .F1(n153), .Q1(cnt_12), .FCO(n14293));
  SLICE_17 SLICE_17( .A1(cnt_10), .A0(cnt_9), .DI1(n155), .DI0(n156), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14291), .F0(n156), .Q0(cnt_9), 
    .F1(n155), .Q1(cnt_10), .FCO(n14292));
  SLICE_18 SLICE_18( .A1(cnt_8), .A0(cnt_7), .DI1(n157), .DI0(n158), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14290), .F0(n158), .Q0(cnt_7), 
    .F1(n157), .Q1(cnt_8), .FCO(n14291));
  SLICE_19 SLICE_19( .A1(cnt_6), .A0(cnt_5), .DI1(n159), .DI0(n160), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14289), .F0(n160), .Q0(cnt_5), 
    .F1(n159), .Q1(cnt_6), .FCO(n14290));
  SLICE_20 SLICE_20( .A1(cnt_30), .A0(cnt_29), .FCI(n14324), .FCO(n14325));
  SLICE_21 SLICE_21( .A1(cnt_28), .A0(cnt_27), .FCI(n14323), .FCO(n14324));
  SLICE_22 SLICE_22( .A1(cnt_26), .A0(cnt_25), .FCI(n14322), .FCO(n14323));
  SLICE_23 SLICE_23( .A1(cnt_4), .A0(cnt_3), .DI1(n161), .DI0(n162), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14288), .F0(n162), .Q0(cnt_3), 
    .F1(n161), .Q1(cnt_4), .FCO(n14289));
  SLICE_24 SLICE_24( .A1(cnt_24), .A0(cnt_23), .FCI(n14321), .FCO(n14322));
  SLICE_25 SLICE_25( .A1(cnt_22), .A0(cnt_21), .FCI(n14320), .FCO(n14321));
  SLICE_26 SLICE_26( .A1(cnt_2), .A0(n31), .DI1(n163), .DI0(n164), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14287), .F0(n164), .Q0(n31), 
    .F1(n163), .Q1(cnt_2), .FCO(n14288));
  SLICE_27 SLICE_27( .A1(n32), .DI1(n165), .CE(cnt_31__N_88), .CLK(clk_in_c), 
    .F1(n165), .Q1(n32), .FCO(n14287));
  SLICE_28 SLICE_28( .A1(cnt_20), .A0(cnt_19), .FCI(n14319), .FCO(n14320));
  SLICE_29 SLICE_29( .A1(cnt_18), .A0(cnt_17), .FCI(n14318), .FCO(n14319));
  SLICE_30 SLICE_30( .A1(cnt_16), .A0(cnt_15), .FCI(n14317), .FCO(n14318));
  SLICE_31 SLICE_31( .A1(cnt_14), .A0(cnt_13), .FCI(n14316), .FCO(n14317));
  SLICE_32 SLICE_32( .A1(cnt_12), .A0(cnt_11), .FCI(n14315), .FCO(n14316));
  SLICE_33 SLICE_33( .A1(cnt_10), .B0(cnt_8), .A0(cnt_9), .FCO(n14315));
  SLICE_34 SLICE_34( .A0(cnt_31), .FCI(n14339), .F1(n1693));
  SLICE_35 SLICE_35( .A1(cnt_30), .A0(cnt_29), .FCI(n14338), .FCO(n14339));
  SLICE_36 SLICE_36( .A1(cnt_28), .A0(cnt_27), .FCI(n14337), .FCO(n14338));
  SLICE_37 SLICE_37( .A1(cnt_26), .A0(cnt_25), .FCI(n14336), .FCO(n14337));
  SLICE_38 SLICE_38( .A1(cnt_24), .A0(cnt_23), .FCI(n14335), .FCO(n14336));
  SLICE_39 SLICE_39( .A1(cnt_22), .A0(cnt_21), .FCI(n14334), .FCO(n14335));
  SLICE_40 SLICE_40( .A1(cnt_20), .A0(cnt_19), .FCI(n14333), .FCO(n14334));
  SLICE_41 SLICE_41( .A1(cnt_18), .A0(cnt_17), .FCI(n14332), .FCO(n14333));
  SLICE_42 SLICE_42( .A0(cnt_31), .DI0(n134), .CE(cnt_31__N_88), 
    .CLK(clk_in_c), .FCI(n14302), .F0(n134), .Q0(cnt_31));
  SLICE_43 SLICE_43( .A1(cnt_16), .A0(cnt_15), .FCI(n14331), .FCO(n14332));
  SLICE_44 SLICE_44( .A1(cnt_30), .A0(cnt_29), .DI1(n135), .DI0(n136), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14301), .F0(n136), .Q0(cnt_29), 
    .F1(n135), .Q1(cnt_30), .FCO(n14302));
  SLICE_45 SLICE_45( .A1(cnt_28), .A0(cnt_27), .DI1(n137), .DI0(n138), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14300), .F0(n138), .Q0(cnt_27), 
    .F1(n137), .Q1(cnt_28), .FCO(n14301));
  SLICE_46 SLICE_46( .A1(cnt_26), .A0(cnt_25), .DI1(n139), .DI0(n140), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14299), .F0(n140), .Q0(cnt_25), 
    .F1(n139), .Q1(cnt_26), .FCO(n14300));
  SLICE_47 SLICE_47( .A1(cnt_14), .A0(cnt_13), .FCI(n14330), .FCO(n14331));
  SLICE_48 SLICE_48( .A1(cnt_24), .A0(cnt_23), .DI1(n141), .DI0(n142), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14298), .F0(n142), .Q0(cnt_23), 
    .F1(n141), .Q1(cnt_24), .FCO(n14299));
  SLICE_49 SLICE_49( .A1(cnt_12), .A0(cnt_11), .FCI(n14329), .FCO(n14330));
  SLICE_50 SLICE_50( .A1(cnt_10), .A0(cnt_9), .FCI(n14328), .FCO(n14329));
  SLICE_51 SLICE_51( .A1(cnt_22), .A0(cnt_21), .DI1(n143), .DI0(n144), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14297), .F0(n144), .Q0(cnt_21), 
    .F1(n143), .Q1(cnt_22), .FCO(n14298));
  SLICE_52 SLICE_52( .A1(cnt_20), .A0(cnt_19), .DI1(n145_adj_1670), .DI0(n146), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14296), .F0(n146), .Q0(cnt_19), 
    .F1(n145_adj_1670), .Q1(cnt_20), .FCO(n14297));
  SLICE_53 SLICE_53( .A1(cnt_8), .A0(cnt_7), .FCI(n14327), .FCO(n14328));
  SLICE_54 SLICE_54( .A1(cnt_18), .A0(cnt_17), .DI1(n147), .DI0(n148), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14295), .F0(n148), .Q0(cnt_17), 
    .F1(n147), .Q1(cnt_18), .FCO(n14296));
  SLICE_55 SLICE_55( .A1(cnt_6), .A0(cnt_5), .FCI(n14326), .FCO(n14327));
  SLICE_56 SLICE_56( .A1(cnt_16), .A0(cnt_15), .DI1(n149), .DI0(n150), 
    .CE(cnt_31__N_88), .CLK(clk_in_c), .FCI(n14294), .F0(n150), .Q0(cnt_15), 
    .F1(n149), .Q1(cnt_16), .FCO(n14295));
  mcu_SLICE_57 \mcu/SLICE_57 ( .D1(\mcu/n14_adj_463 ), .C1(\mcu/n7_adj_462 ), 
    .B1(instruction_11), .A1(instruction_4), .D0(\mcu/n14 ), .C0(\mcu/n7 ), 
    .B0(instruction_11), .A0(instruction_3), .FCI(\mcu/n14275 ), 
    .F0(\mcu/Z_N_378_3 ), .F1(\mcu/Z_N_378_4 ), .FCO(\mcu/n14276 ));
  mcu_SLICE_58 \mcu/SLICE_58 ( .D1(\mcu/n14_adj_482 ), .C1(instruction_11), 
    .B1(\mcu/n7_adj_481 ), .A1(instruction_2), .D0(\mcu/n14_adj_480 ), 
    .C0(instruction_11), .B0(\mcu/n7_adj_479 ), .A0(instruction_1), 
    .FCI(\mcu/n14261 ), .F0(\mcu/Z_N_367_1 ), .F1(\mcu/Z_N_367_2 ), 
    .FCO(\mcu/n14262 ));
  mcu_SLICE_59 \mcu/SLICE_59 ( .D1(\mcu/n14_adj_501 ), .C1(instruction_11), 
    .B1(\mcu/n7_adj_500 ), .A1(instruction_0), .F1(\mcu/Z_N_367_0 ), 
    .FCO(\mcu/n14261 ));
  mcu_SLICE_60 \mcu/SLICE_60 ( .A1(address_4), .A0(address_3), 
    .FCI(\mcu/n14266 ), .F0(\mcu/n95 ), .F1(\mcu/n94 ), .FCO(\mcu/n14267 ));
  mcu_SLICE_61 \mcu/SLICE_61 ( .D1(\mcu/n14_adj_482 ), .C1(\mcu/n7_adj_481 ), 
    .B1(instruction_11), .A1(instruction_2), .D0(\mcu/n14_adj_480 ), 
    .C0(\mcu/n7_adj_479 ), .B0(instruction_11), .A0(instruction_1), 
    .FCI(\mcu/n14274 ), .F0(\mcu/Z_N_378_1 ), .F1(\mcu/Z_N_378_2 ), 
    .FCO(\mcu/n14275 ));
  mcu_SLICE_62 \mcu/SLICE_62 ( .FCI(\mcu/n14286 ), .F0(\mcu/C_N_342_8 ));
  mcu_SLICE_63 \mcu/SLICE_63 ( .D1(\mcu/n14_adj_501 ), .C1(\mcu/n7_adj_500 ), 
    .B1(instruction_11), .A1(instruction_0), .F1(\mcu/Z_N_378_0 ), 
    .FCO(\mcu/n14274 ));
  mcu_SLICE_64 \mcu/SLICE_64 ( .A1(instruction_7), .A0(instruction_6), 
    .FCI(\mcu/n14285 ), .F0(\mcu/C_N_342_6 ), .F1(\mcu/C_N_342_7 ), 
    .FCO(\mcu/n14286 ));
  mcu_SLICE_65 \mcu/SLICE_65 ( .A1(instruction_5), .A0(instruction_4), 
    .FCI(\mcu/n14284 ), .F0(\mcu/C_N_342_4 ), .F1(\mcu/C_N_342_5 ), 
    .FCO(\mcu/n14285 ));
  mcu_SLICE_66 \mcu/SLICE_66 ( .A1(instruction_3), .A0(instruction_2), 
    .FCI(\mcu/n14283 ), .F0(\mcu/C_N_342_2 ), .F1(\mcu/C_N_342_3 ), 
    .FCO(\mcu/n14284 ));
  mcu_SLICE_67 \mcu/SLICE_67 ( .A1(instruction_1), .B0(instruction_0), 
    .A0(\mcu/C ), .F1(\mcu/C_N_342_1 ), .FCO(\mcu/n14283 ));
  mcu_SLICE_68 \mcu/SLICE_68 ( .D1(\mcu/n14_adj_463 ), .C1(instruction_11), 
    .B1(\mcu/n7_adj_462 ), .A1(instruction_4), .D0(\mcu/n14 ), 
    .C0(instruction_11), .B0(\mcu/n7 ), .A0(instruction_3), .FCI(\mcu/n14262 ), 
    .F0(\mcu/Z_N_367_3 ), .F1(\mcu/Z_N_367_4 ), .FCO(\mcu/n14263 ));
  mcu_SLICE_69 \mcu/SLICE_69 ( .A1(address_2), .A0(address_1), 
    .FCI(\mcu/n14265 ), .F0(\mcu/n97 ), .F1(\mcu/n96 ), .FCO(\mcu/n14266 ));
  mcu_SLICE_70 \mcu/SLICE_70 ( .A1(address_0), .F1(\mcu/n98 ), 
    .FCO(\mcu/n14265 ));
  mcu_SLICE_71 \mcu/SLICE_71 ( .D0(\mcu/n14_adj_711 ), .C0(instruction_11), 
    .B0(\mcu/n7_adj_473 ), .A0(instruction_7), .FCI(\mcu/n14264 ), 
    .F0(\mcu/Z_N_367_7 ), .F1(\mcu/C_N_338_8 ));
  mcu_SLICE_72 \mcu/SLICE_72 ( .A1(\mcu/pc_12 ), .A0(address_11), 
    .DI1(\mcu/n86 ), .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n21516 ), 
    .CLK(clk_in_c), .FCI(\mcu/n14270 ), .F0(\mcu/n87 ), .F1(\mcu/n86 ), 
    .Q1(\mcu/pc_12 ));
  mcu_SLICE_73 \mcu/SLICE_73 ( .D1(\mcu/n14_adj_709 ), .C1(instruction_11), 
    .B1(\mcu/n7_adj_476 ), .A1(instruction_6), .D0(\mcu/n14_adj_705 ), 
    .C0(instruction_11), .B0(\mcu/n7_adj_609 ), .A0(instruction_5), 
    .FCI(\mcu/n14263 ), .F0(\mcu/Z_N_367_5 ), .F1(\mcu/Z_N_367_6 ), 
    .FCO(\mcu/n14264 ));
  mcu_SLICE_74 \mcu/SLICE_74 ( .A0(\mcu/Z_N_378_7 ), .FCI(\mcu/n14281 ), 
    .F0(\mcu/n704 ));
  mcu_SLICE_75 \mcu/SLICE_75 ( .A1(\mcu/Z_N_378_6 ), .A0(\mcu/Z_N_378_5 ), 
    .FCI(\mcu/n14280 ), .F0(\mcu/n706 ), .F1(\mcu/n705 ), .FCO(\mcu/n14281 ));
  mcu_SLICE_76 \mcu/SLICE_76 ( .A1(\mcu/Z_N_378_4 ), .A0(\mcu/Z_N_378_3 ), 
    .FCI(\mcu/n14279 ), .F0(\mcu/n708 ), .F1(\mcu/n707 ), .FCO(\mcu/n14280 ));
  mcu_SLICE_77 \mcu/SLICE_77 ( .A1(\mcu/Z_N_378_2 ), .A0(\mcu/Z_N_378_1 ), 
    .FCI(\mcu/n14278 ), .F0(\mcu/n710 ), .F1(\mcu/n709 ), .FCO(\mcu/n14279 ));
  mcu_SLICE_78 \mcu/SLICE_78 ( .A1(address_10), .A0(address_9), 
    .FCI(\mcu/n14269 ), .F0(\mcu/n89 ), .F1(\mcu/n88 ), .FCO(\mcu/n14270 ));
  mcu_SLICE_79 \mcu/SLICE_79 ( .B1(\mcu/C ), .A1(\mcu/Z_N_378_0 ), 
    .F1(\mcu/n711 ), .FCO(\mcu/n14278 ));
  mcu_SLICE_80 \mcu/SLICE_80 ( .A1(address_8), .A0(address_7), 
    .FCI(\mcu/n14268 ), .F0(\mcu/n91 ), .F1(\mcu/n90 ), .FCO(\mcu/n14269 ));
  mcu_SLICE_81 \mcu/SLICE_81 ( .A1(address_6), .A0(address_5), 
    .FCI(\mcu/n14267 ), .F0(\mcu/n93 ), .F1(\mcu/n92 ), .FCO(\mcu/n14268 ));
  mcu_SLICE_82 \mcu/SLICE_82 ( .D0(\mcu/n14_adj_711 ), .C0(\mcu/n7_adj_473 ), 
    .B0(instruction_11), .A0(instruction_7), .FCI(\mcu/n14277 ), 
    .F0(\mcu/Z_N_378_7 ), .F1(\mcu/n1384 ));
  mcu_SLICE_83 \mcu/SLICE_83 ( .D1(\mcu/n14_adj_709 ), .C1(\mcu/n7_adj_476 ), 
    .B1(instruction_11), .A1(instruction_6), .D0(\mcu/n14_adj_705 ), 
    .C0(\mcu/n7_adj_609 ), .B0(instruction_11), .A0(instruction_5), 
    .FCI(\mcu/n14276 ), .F0(\mcu/Z_N_378_5 ), .F1(\mcu/Z_N_378_6 ), 
    .FCO(\mcu/n14277 ));
  mcu_creg1_SLICE_84 \mcu/creg1/SLICE_84 ( .D1(\mcu/s_N_294_3 ), 
    .C1(\mcu/s_N_294_2 ), .B1(\mcu/s_N_294_1 ), .A1(\mcu/out_port_7_N_217_0 ), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WADO0(\mcu/creg1/AD0_INT ), 
    .WADO1(\mcu/creg1/AD1_INT ), .WADO2(\mcu/creg1/AD2_INT ), 
    .WADO3(\mcu/creg1/AD3_INT ), .WDO0(\mcu/creg1/WD0_INT ), 
    .WDO1(\mcu/creg1/WD1_INT ), .WDO2(\mcu/creg1/WD2_INT ), 
    .WDO3(\mcu/creg1/WD3_INT ));
  mcu_creg1_SLICE_85 \mcu/creg1/SLICE_85 ( .D1(instruction_3), 
    .C1(instruction_2), .B1(instruction_1), .A1(instruction_0), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WRE(\mcu/creg_N_407 ), .WCK(clk_in_c), 
    .F0(\mcu/n1116 ), .F1(\mcu/n1115 ), .WAD0(\mcu/creg1/AD0_INT ), 
    .WAD1(\mcu/creg1/AD1_INT ), .WAD2(\mcu/creg1/AD2_INT ), 
    .WAD3(\mcu/creg1/AD3_INT ), .WD0(\mcu/creg1/WD0_INT ), 
    .WD1(\mcu/creg1/WD1_INT ));
  mcu_creg1_SLICE_86 \mcu/creg1/SLICE_86 ( .D1(instruction_3), 
    .C1(instruction_2), .B1(instruction_1), .A1(instruction_0), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WRE(\mcu/creg_N_407 ), .WCK(clk_in_c), 
    .F0(\mcu/n1114 ), .F1(\mcu/n1113 ), .WAD0(\mcu/creg1/AD0_INT ), 
    .WAD1(\mcu/creg1/AD1_INT ), .WAD2(\mcu/creg1/AD2_INT ), 
    .WAD3(\mcu/creg1/AD3_INT ), .WD0(\mcu/creg1/WD2_INT ), 
    .WD1(\mcu/creg1/WD3_INT ));
  mcu_creg0_SLICE_87 \mcu/creg0/SLICE_87 ( .D1(\mcu/C_N_336_0 ), 
    .C1(\mcu/s_N_294_6 ), .B1(\mcu/s_N_294_5 ), .A1(\mcu/s_N_294_4 ), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WADO0(\mcu/creg0/AD0_INT ), 
    .WADO1(\mcu/creg0/AD1_INT ), .WADO2(\mcu/creg0/AD2_INT ), 
    .WADO3(\mcu/creg0/AD3_INT ), .WDO0(\mcu/creg0/WD0_INT ), 
    .WDO1(\mcu/creg0/WD1_INT ), .WDO2(\mcu/creg0/WD2_INT ), 
    .WDO3(\mcu/creg0/WD3_INT ));
  mcu_creg0_SLICE_88 \mcu/creg0/SLICE_88 ( .D1(instruction_3), 
    .C1(instruction_2), .B1(instruction_1), .A1(instruction_0), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WRE(\mcu/creg_N_407 ), .WCK(clk_in_c), 
    .F0(\mcu/n1112 ), .F1(\mcu/n1111 ), .WAD0(\mcu/creg0/AD0_INT ), 
    .WAD1(\mcu/creg0/AD1_INT ), .WAD2(\mcu/creg0/AD2_INT ), 
    .WAD3(\mcu/creg0/AD3_INT ), .WD0(\mcu/creg0/WD0_INT ), 
    .WD1(\mcu/creg0/WD1_INT ));
  mcu_creg0_SLICE_89 \mcu/creg0/SLICE_89 ( .D1(instruction_3), 
    .C1(instruction_2), .B1(instruction_1), .A1(instruction_0), 
    .D0(instruction_3), .C0(instruction_2), .B0(instruction_1), 
    .A0(instruction_0), .WRE(\mcu/creg_N_407 ), .WCK(clk_in_c), 
    .F0(\mcu/n1110 ), .F1(\mcu/n1109 ), .WAD0(\mcu/creg0/AD0_INT ), 
    .WAD1(\mcu/creg0/AD1_INT ), .WAD2(\mcu/creg0/AD2_INT ), 
    .WAD3(\mcu/creg0/AD3_INT ), .WD0(\mcu/creg0/WD2_INT ), 
    .WD1(\mcu/creg0/WD3_INT ));
  mcu_SLICE_90 \mcu/SLICE_90 ( .C1(\mcu/n1339 ), .B1(instruction_0), 
    .A1(\mcu/n98 ), .D0(\mcu/n2323 ), .C0(\mcu/n2325 ), .B0(rst_n_in), 
    .A0(\mcu/n2324 ), .DI0(\mcu/n1256 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1256 ), .Q0(address_0));
  mcu_SLICE_91 \mcu/SLICE_91 ( .C1(\mcu/n1339 ), .B1(instruction_1), 
    .A1(\mcu/n97 ), .D0(\mcu/n2323 ), .C0(\mcu/n2327 ), .B0(rst_n_in), 
    .A0(\mcu/n2326 ), .DI0(\mcu/n1255 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1255 ), .Q0(address_1));
  mcu_SLICE_92 \mcu/SLICE_92 ( .C1(\mcu/n1339 ), .B1(instruction_2), 
    .A1(\mcu/n96 ), .D0(\mcu/n2323 ), .C0(\mcu/n2329 ), .B0(rst_n_in), 
    .A0(\mcu/n2328 ), .DI0(\mcu/n1254 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1254 ), .Q0(address_2));
  mcu_SLICE_93 \mcu/SLICE_93 ( .C1(\mcu/n1339 ), .B1(instruction_3), 
    .A1(\mcu/n95 ), .D0(\mcu/n2323 ), .C0(\mcu/n2331 ), .B0(rst_n_in), 
    .A0(\mcu/n2330 ), .DI0(\mcu/n1253 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1253 ), .Q0(address_3));
  mcu_SLICE_94 \mcu/SLICE_94 ( .C1(\mcu/n1339 ), .B1(instruction_4), 
    .A1(\mcu/n94 ), .D0(\mcu/n2323 ), .C0(\mcu/n2333 ), .B0(rst_n_in), 
    .A0(\mcu/n2332 ), .DI0(\mcu/n1252 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1252 ), .Q0(address_4));
  mcu_SLICE_95 \mcu/SLICE_95 ( .C1(\mcu/n1339 ), .B1(instruction_5), 
    .A1(\mcu/n93 ), .D0(\mcu/n2323 ), .C0(\mcu/n2335 ), .B0(rst_n_in), 
    .A0(\mcu/n2334 ), .DI0(\mcu/n1251 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1251 ), .Q0(address_5));
  mcu_SLICE_96 \mcu/SLICE_96 ( .C1(\mcu/n1339 ), .B1(instruction_6), 
    .A1(\mcu/n92 ), .D0(\mcu/n2323 ), .C0(\mcu/n2337 ), .B0(rst_n_in), 
    .A0(\mcu/n2336 ), .DI0(\mcu/n1250 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1250 ), .Q0(address_6));
  mcu_SLICE_97 \mcu/SLICE_97 ( .C1(\mcu/n1339 ), .B1(instruction_7), 
    .A1(\mcu/n91 ), .D0(\mcu/n2323 ), .C0(\mcu/n2339 ), .B0(rst_n_in), 
    .A0(\mcu/n2338 ), .DI0(\mcu/n1249 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1249 ), .Q0(address_7));
  mcu_SLICE_98 \mcu/SLICE_98 ( .C1(\mcu/n1339 ), .B1(instruction_8), 
    .A1(\mcu/n90 ), .D0(\mcu/n2323 ), .C0(\mcu/n2341 ), .B0(rst_n_in), 
    .A0(\mcu/n2340 ), .DI0(\mcu/n1248 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1248 ), .Q0(address_8));
  mcu_SLICE_99 \mcu/SLICE_99 ( .C1(\mcu/n1339 ), .B1(instruction_9), 
    .A1(\mcu/n89 ), .D0(\mcu/n2323 ), .C0(\mcu/n2343 ), .B0(rst_n_in), 
    .A0(\mcu/n2342 ), .DI0(\mcu/n1247 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1247 ), .Q0(address_9));
  mcu_SLICE_100 \mcu/SLICE_100 ( .C1(\mcu/n1339 ), .B1(instruction_10), 
    .A1(\mcu/n88 ), .D0(\mcu/n2323 ), .C0(\mcu/n2345 ), .B0(rst_n_in), 
    .A0(\mcu/n2344 ), .DI0(\mcu/n1246 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1246 ), .Q0(address_10));
  mcu_SLICE_101 \mcu/SLICE_101 ( .C1(\mcu/n1339 ), .B1(instruction_11), 
    .A1(\mcu/n87 ), .D0(\mcu/n2323 ), .C0(\mcu/n2347 ), .B0(rst_n_in), 
    .A0(\mcu/n2346 ), .DI0(\mcu/n1245 ), .M0(\mcu/n1341 ), 
    .CE(\mcu/clk_in_c_enable_175 ), .LSR(\mcu/n10021 ), .CLK(clk_in_c), 
    .OFX0(\mcu/n1245 ), .Q0(address_11));
  SLICE_103 SLICE_103( .D0(\mcu/n16375 ), .C0(\mcu/n22261 ), .B0(\mcu/n16574 ), 
    .A0(\mcu/clk_in_c_enable_174 ), .M1(sw_c_3), .M0(sw_c_2), .LSR(n22297), 
    .CLK(in_port_7__N_37), .F0(\mcu/clk_in_c_enable_94 ), .Q0(in_port_2), 
    .Q1(in_port_3));
  SLICE_104 SLICE_104( .D0(\mcu/n10_adj_698 ), .C0(n7762), .B0(\mcu/n8050 ), 
    .A0(\mcu/clk_in_c_enable_174 ), .M1(key_c_1), .M0(key_c_0), .LSR(n22297), 
    .CLK(in_port_7__N_37), .F0(\mcu/n22244 ), .Q0(in_port_4), .Q1(in_port_5));
  u1_SLICE_106 \u1/SLICE_106 ( .D1(\u1/cnt_p_18 ), .C1(\u1/cnt_p_19 ), 
    .B1(\u1/n16388 ), .A1(\u1/cnt_p_20 ), .D0(\u1/cnt_p_21 ), .C0(cnt_p_22), 
    .B0(cnt_p_23), .A0(\u1/n14373 ), .DI0(\u1/clkout_N_161 ), .LSR(rst_n_in), 
    .CLK(clk_in_c), .F0(\u1/clkout_N_161 ), .Q0(interrupt), .F1(\u1/n14373 ));
  mcu_SLICE_115 \mcu/SLICE_115 ( .D1(\mcu/C ), .C1(\mcu/n7_adj_500 ), 
    .B1(n11714), .A1(\mcu/n22101 ), .D0(\mcu/n71 ), .C0(\mcu/n75 ), 
    .B0(\mcu/C ), .A0(\mcu/n14413 ), .DI0(\mcu/C_N_304 ), 
    .CE(\mcu/clk_in_c_enable_173 ), .LSR(rst_n_in), .CLK(clk_in_c), 
    .F0(\mcu/C_N_304 ), .Q0(\mcu/C ), .F1(\mcu/n9 ));
  mcu_SLICE_116 \mcu/SLICE_116 ( .D1(\mcu/n11196 ), .C1(\mcu/n6_adj_1475 ), 
    .B1(\mcu/n66 ), .A1(\mcu/n48 ), .D0(\mcu/n71 ), .C0(\mcu/n83_adj_1491 ), 
    .B0(\mcu/Z ), .A0(\mcu/n14423 ), .DI0(\mcu/Z_N_356 ), 
    .CE(\mcu/clk_in_c_enable_174 ), .CLK(clk_in_c), .F0(\mcu/Z_N_356 ), 
    .Q0(\mcu/Z ), .F1(\mcu/n71 ));
  SLICE_117 SLICE_117( .C1(\rom/n822 ), .B1(\rom/n803 ), .A1(address_9), 
    .C0(address_9), .B0(\rom/n708 ), .A0(\rom/n689 ), .DI1(instruction_0), 
    .M1(address_11), .M0(address_10), .FXB(\rom/n19805 ), .FXA(\rom/n19804 ), 
    .CE(\mcu/clk_in_c_enable_113 ), .LSR(rst_n_in), .CLK(clk_in_c), 
    .OFX0(\rom/n19805 ), .Q1(\mcu/enable_intr_flag ), .OFX1(instruction_0));
  mcu_SLICE_118 \mcu/SLICE_118 ( .D0(\mcu/intr_f_1 ), .C0(\mcu/intr_f_2 ), 
    .B0(\mcu/intr_f_0 ), .A0(\mcu/enable_intr_flag ), .M1(\mcu/intr_f_0 ), 
    .M0(interrupt), .LSR(rst_n_in), .CLK(clk_in_c), 
    .F0(\mcu/clk_in_c_enable_109 ), .Q0(\mcu/intr_f_0 ), .Q1(\mcu/intr_f_1 ));
  mcu_SLICE_120 \mcu/SLICE_120 ( .C1(\mcu/n4 ), .B1(\mcu/jp ), .A1(rst_n_in), 
    .A0(\mcu/jp ), .DI0(\mcu/n22299 ), .M1(\mcu/intr_f_1 ), .LSR(rst_n_in), 
    .CLK(clk_in_c), .F0(\mcu/n22299 ), .Q0(\mcu/jp ), 
    .F1(\mcu/clk_in_c_enable_159 ), .Q1(\mcu/intr_f_2 ));
  mcu_SLICE_121 \mcu/SLICE_121 ( .C1(\mcu/n1124 ), .B1(rst_n_in), 
    .A1(\mcu/st_0 ), .A0(\mcu/st_0 ), .DI1(\mcu/n15_adj_468 ), 
    .DI0(\mcu/stack_N_397_0 ), .CLK(clk_in_c), .F0(\mcu/stack_N_397_0 ), 
    .Q0(\mcu/n2311 ), .F1(\mcu/n15_adj_468 ), .Q1(\mcu/n2312 ));
  mcu_SLICE_122 \mcu/SLICE_122 ( .D1(\mcu/n1124 ), .C1(\mcu/st_1 ), 
    .B1(rst_n_in), .A1(\mcu/n4_adj_1430 ), .B0(\mcu/st_1 ), .A0(\mcu/st_0 ), 
    .DI1(\mcu/n13 ), .DI0(\mcu/stack_N_397_1 ), .CLK(clk_in_c), 
    .F0(\mcu/stack_N_397_1 ), .Q0(\mcu/n2313 ), .F1(\mcu/n13 ), 
    .Q1(\mcu/n2314 ));
  mcu_SLICE_123 \mcu/SLICE_123 ( .D1(\mcu/n1124 ), .C1(\mcu/st_2 ), 
    .B1(rst_n_in), .A1(\mcu/n21644 ), .C0(\mcu/st_2 ), .B0(\mcu/st_0 ), 
    .A0(\mcu/st_1 ), .DI1(\mcu/n11 ), .DI0(\mcu/stack_N_397_2 ), 
    .CLK(clk_in_c), .F0(\mcu/stack_N_397_2 ), .Q0(\mcu/n2315 ), .F1(\mcu/n11 ), 
    .Q1(\mcu/n2316 ));
  mcu_SLICE_124 \mcu/SLICE_124 ( .D1(\mcu/n1124 ), .C1(\mcu/st_3 ), 
    .B1(rst_n_in), .A1(\mcu/n22313 ), .D0(\mcu/st_2 ), .C0(\mcu/st_3 ), 
    .B0(\mcu/st_0 ), .A0(\mcu/st_1 ), .DI1(\mcu/n9_adj_461 ), 
    .DI0(\mcu/n22288 ), .CLK(clk_in_c), .F0(\mcu/n22288 ), .Q0(\mcu/n2317 ), 
    .F1(\mcu/n9_adj_461 ), .Q1(\mcu/n2318 ));
  mcu_SLICE_125 \mcu/SLICE_125 ( .D1(\mcu/n1124 ), .C1(\mcu/st_4 ), 
    .B1(rst_n_in), .A1(\mcu/n2642 ), .D0(\mcu/st_4 ), .C0(\mcu/st_3 ), 
    .B0(\mcu/n22305 ), .A0(\mcu/st_2 ), .DI1(\mcu/n7_adj_518 ), 
    .DI0(\mcu/stack_N_397_4 ), .CLK(clk_in_c), .F0(\mcu/stack_N_397_4 ), 
    .Q0(\mcu/n2319 ), .F1(\mcu/n7_adj_518 ), .Q1(\mcu/n2320 ));
  mcu_SLICE_126 \mcu/SLICE_126 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_0), .A1(\mcu/n98 ), .B0(rst_n_in), .A0(\mcu/jp ), 
    .DI1(\mcu/n1856 ), .DI0(\mcu/clk_in_c_enable_115 ), .CLK(clk_in_c), 
    .F0(\mcu/clk_in_c_enable_115 ), .Q0(\mcu/n2322 ), .F1(\mcu/n1856 ), 
    .Q1(\mcu/n2325 ));
  mcu_SLICE_127 \mcu/SLICE_127 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_2), .A1(\mcu/n96 ), .C0(\mcu/clk_in_c_enable_109 ), 
    .B0(address_1), .A0(\mcu/n97 ), .DI1(\mcu/n1854 ), .DI0(\mcu/n1855 ), 
    .CLK(clk_in_c), .F0(\mcu/n1855 ), .Q0(\mcu/n2327 ), .F1(\mcu/n1854 ), 
    .Q1(\mcu/n2329 ));
  mcu_SLICE_128 \mcu/SLICE_128 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_4), .A1(\mcu/n94 ), .C0(\mcu/clk_in_c_enable_109 ), 
    .B0(address_3), .A0(\mcu/n95 ), .DI1(\mcu/n1852 ), .DI0(\mcu/n1853 ), 
    .CLK(clk_in_c), .F0(\mcu/n1853 ), .Q0(\mcu/n2331 ), .F1(\mcu/n1852 ), 
    .Q1(\mcu/n2333 ));
  mcu_SLICE_129 \mcu/SLICE_129 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_6), .A1(\mcu/n92 ), .C0(\mcu/clk_in_c_enable_109 ), 
    .B0(address_5), .A0(\mcu/n93 ), .DI1(\mcu/n1850 ), .DI0(\mcu/n1851 ), 
    .CLK(clk_in_c), .F0(\mcu/n1851 ), .Q0(\mcu/n2335 ), .F1(\mcu/n1850 ), 
    .Q1(\mcu/n2337 ));
  mcu_SLICE_130 \mcu/SLICE_130 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_8), .A1(\mcu/n90 ), .C0(\mcu/clk_in_c_enable_109 ), 
    .B0(address_7), .A0(\mcu/n91 ), .DI1(\mcu/n1848 ), .DI0(\mcu/n1849 ), 
    .CLK(clk_in_c), .F0(\mcu/n1849 ), .Q0(\mcu/n2339 ), .F1(\mcu/n1848 ), 
    .Q1(\mcu/n2341 ));
  mcu_SLICE_131 \mcu/SLICE_131 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(address_10), .A1(\mcu/n88 ), .C0(\mcu/clk_in_c_enable_109 ), 
    .B0(address_9), .A0(\mcu/n89 ), .DI1(\mcu/n1846 ), .DI0(\mcu/n1847 ), 
    .CLK(clk_in_c), .F0(\mcu/n1847 ), .Q0(\mcu/n2343 ), .F1(\mcu/n1846 ), 
    .Q1(\mcu/n2345 ));
  mcu_SLICE_132 \mcu/SLICE_132 ( .B1(\mcu/jp ), .A1(rst_n_in), 
    .C0(\mcu/clk_in_c_enable_109 ), .B0(address_11), .A0(\mcu/n87 ), 
    .DI0(\mcu/n1845 ), .CLK(clk_in_c), .F0(\mcu/n1845 ), .Q0(\mcu/n2347 ), 
    .F1(\mcu/n2730 ));
  mcu_SLICE_133 \mcu/SLICE_133 ( .D1(\mcu/n12182 ), .C1(\mcu/n9164 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1592 ), .D0(\mcu/n12182 ), 
    .C0(\mcu/n9164 ), .B0(in_port_0), .A0(\mcu/n17_adj_1513 ), 
    .DI1(\mcu/n427 ), .DI0(\mcu/n399 ), .CLK(clk_in_c), .F0(\mcu/n399 ), 
    .Q0(\mcu/s_0_0 ), .F1(\mcu/n427 ), .Q1(\mcu/s_0_7 ));
  mcu_SLICE_134 \mcu/SLICE_134 ( .C1(\mcu/n9164 ), .B1(in_port_1), 
    .A1(\mcu/n16_adj_1270 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_658 ), 
    .A0(\mcu/n10_adj_596 ), .DI0(\mcu/n403 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n403 ), 
    .Q0(\mcu/s_0_1 ));
  mcu_SLICE_135 \mcu/SLICE_135 ( .C1(\mcu/n9164 ), .B1(in_port_2), 
    .A1(\mcu/n16_adj_1271 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_532 ), 
    .A0(\mcu/n10_adj_1347 ), .DI0(\mcu/n407 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n407 ), 
    .Q0(\mcu/s_0_2 ));
  mcu_SLICE_136 \mcu/SLICE_136 ( .C1(\mcu/n9164 ), .B1(in_port_3), 
    .A1(\mcu/n16_adj_1272 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_626 ), 
    .A0(\mcu/n10_adj_1349 ), .DI0(\mcu/n411 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n411 ), 
    .Q0(\mcu/s_0_3 ));
  mcu_SLICE_137 \mcu/SLICE_137 ( .C1(\mcu/n9164 ), .B1(in_port_4), 
    .A1(\mcu/n16_adj_1273 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_656 ), 
    .A0(\mcu/n10_adj_1350 ), .DI0(\mcu/n415 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n415 ), 
    .Q0(\mcu/s_0_4 ));
  mcu_SLICE_138 \mcu/SLICE_138 ( .C1(\mcu/n9164 ), .B1(in_port_5), 
    .A1(\mcu/n16_adj_1274 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_660 ), 
    .A0(\mcu/n10_adj_1351 ), .DI0(\mcu/n419 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n419 ), 
    .Q0(\mcu/s_0_5 ));
  mcu_SLICE_139 \mcu/SLICE_139 ( .C1(\mcu/n9164 ), .B1(in_port_6), 
    .A1(\mcu/n16_adj_1275 ), .C0(\mcu/n16701 ), .B0(\mcu/n14_adj_662 ), 
    .A0(\mcu/n10_adj_1042 ), .DI0(\mcu/n423 ), .M0(\mcu/n16685 ), 
    .CE(\mcu/clk_in_c_enable_16 ), .CLK(clk_in_c), .OFX0(\mcu/n423 ), 
    .Q0(\mcu/s_0_6 ));
  mcu_SLICE_140 \mcu/SLICE_140 ( .D1(\mcu/n352 ), .C1(\mcu/n22199 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1382 ), .D0(\mcu/n352 ), 
    .C0(\mcu/n22199 ), .B0(in_port_0), .A0(\mcu/n17_adj_1381 ), 
    .DI1(\mcu/n766 ), .DI0(\mcu/n738 ), .CLK(clk_in_c), .F0(\mcu/n738 ), 
    .Q0(\mcu/s_10_0 ), .F1(\mcu/n766 ), .Q1(\mcu/s_10_7 ));
  mcu_SLICE_141 \mcu/SLICE_141 ( .D1(\mcu/n16_adj_1318 ), .C1(in_port_1), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_719 ), 
    .C0(\mcu/n14_adj_1018 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n742 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n742 ), .Q0(\mcu/s_10_1 ));
  mcu_SLICE_142 \mcu/SLICE_142 ( .D1(\mcu/n16_adj_1319 ), .C1(in_port_2), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_720 ), 
    .C0(\mcu/n14_adj_1030 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n746 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n746 ), .Q0(\mcu/s_10_2 ));
  mcu_SLICE_143 \mcu/SLICE_143 ( .D1(\mcu/n16_adj_1320 ), .C1(in_port_3), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_727 ), 
    .C0(\mcu/n14_adj_1022 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n750 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n750 ), .Q0(\mcu/s_10_3 ));
  mcu_SLICE_144 \mcu/SLICE_144 ( .D1(\mcu/n16_adj_1321 ), .C1(in_port_4), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_728 ), 
    .C0(\mcu/n14_adj_1021 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n754 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n754 ), .Q0(\mcu/s_10_4 ));
  mcu_SLICE_145 \mcu/SLICE_145 ( .D1(\mcu/n16_adj_1322 ), .C1(in_port_5), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_729 ), 
    .C0(\mcu/n14_adj_1027 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n758 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n758 ), .Q0(\mcu/s_10_5 ));
  mcu_SLICE_146 \mcu/SLICE_146 ( .D1(\mcu/n16_adj_1323 ), .C1(in_port_6), 
    .B1(\mcu/n22242 ), .A1(n16392), .D0(\mcu/n10_adj_730 ), 
    .C0(\mcu/n14_adj_1013 ), .B0(\mcu/n22094 ), .A0(\mcu/n22189 ), 
    .DI0(\mcu/n762 ), .M0(\mcu/n18625 ), .CE(\mcu/clk_in_c_enable_76 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n762 ), .Q0(\mcu/s_10_6 ));
  mcu_SLICE_147 \mcu/SLICE_147 ( .D1(\mcu/n351 ), .C1(\mcu/n22197 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1386 ), .D0(\mcu/n351 ), 
    .C0(\mcu/n22197 ), .B0(in_port_0), .A0(\mcu/n17_adj_1385 ), 
    .DI1(\mcu/n798 ), .DI0(\mcu/n770 ), .CLK(clk_in_c), .F0(\mcu/n770 ), 
    .Q0(\mcu/s_11_0 ), .F1(\mcu/n798 ), .Q1(\mcu/s_11_7 ));
  mcu_SLICE_148 \mcu/SLICE_148 ( .D1(\mcu/n16_adj_1311 ), .C1(in_port_1), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1035 ), 
    .C0(\mcu/n14_adj_1034 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n774 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n774 ), .Q0(\mcu/s_11_1 ));
  mcu_SLICE_149 \mcu/SLICE_149 ( .D1(\mcu/n16_adj_1312 ), .C1(in_port_2), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1048 ), 
    .C0(\mcu/n14_adj_1047 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n778 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n778 ), .Q0(\mcu/s_11_2 ));
  mcu_SLICE_150 \mcu/SLICE_150 ( .D1(\mcu/n16_adj_1313 ), .C1(in_port_3), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1044 ), 
    .C0(\mcu/n14_adj_1043 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n782 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n782 ), .Q0(\mcu/s_11_3 ));
  mcu_SLICE_151 \mcu/SLICE_151 ( .D1(\mcu/n16_adj_1314 ), .C1(in_port_4), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1038 ), 
    .C0(\mcu/n14_adj_1037 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n786 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n786 ), .Q0(\mcu/s_11_4 ));
  mcu_SLICE_152 \mcu/SLICE_152 ( .D1(\mcu/n16_adj_1315 ), .C1(in_port_5), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1046 ), 
    .C0(\mcu/n14_adj_1045 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n790 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n790 ), .Q0(\mcu/s_11_5 ));
  mcu_SLICE_153 \mcu/SLICE_153 ( .D1(\mcu/n16_adj_1316 ), .C1(in_port_6), 
    .B1(\mcu/n22242 ), .A1(n7876), .D0(\mcu/n10_adj_1033 ), 
    .C0(\mcu/n14_adj_1032 ), .B0(\mcu/n22096 ), .A0(\mcu/n22195 ), 
    .DI0(\mcu/n794 ), .M0(\mcu/n18809 ), .CE(\mcu/clk_in_c_enable_82 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n794 ), .Q0(\mcu/s_11_6 ));
  mcu_SLICE_154 \mcu/SLICE_154 ( .D1(\mcu/n350 ), .C1(\mcu/n22209 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1389 ), .D0(\mcu/n350 ), 
    .C0(\mcu/n22209 ), .B0(in_port_0), .A0(\mcu/n17_adj_1388 ), 
    .DI1(\mcu/n830 ), .DI0(\mcu/n802 ), .CLK(clk_in_c), .F0(\mcu/n802 ), 
    .Q0(\mcu/s_12_0 ), .F1(\mcu/n830 ), .Q1(\mcu/s_12_7 ));
  mcu_SLICE_155 \mcu/SLICE_155 ( .D1(\mcu/n16_adj_1419 ), .C1(in_port_1), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_738 ), 
    .C0(\mcu/n14_adj_1053 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n806 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n806 ), .Q0(\mcu/s_12_1 ));
  mcu_SLICE_156 \mcu/SLICE_156 ( .D1(\mcu/n16_adj_1421 ), .C1(in_port_2), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_740 ), 
    .C0(\mcu/n14_adj_1057 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n810 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n810 ), .Q0(\mcu/s_12_2 ));
  mcu_SLICE_157 \mcu/SLICE_157 ( .D1(\mcu/n16_adj_1422 ), .C1(in_port_3), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_741 ), 
    .C0(\mcu/n14_adj_1055 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n814 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n814 ), .Q0(\mcu/s_12_3 ));
  mcu_SLICE_158 \mcu/SLICE_158 ( .D1(\mcu/n16_adj_1423 ), .C1(in_port_4), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_745 ), 
    .C0(\mcu/n14_adj_1054 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n818 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n818 ), .Q0(\mcu/s_12_4 ));
  mcu_SLICE_159 \mcu/SLICE_159 ( .D1(\mcu/n16_adj_1425 ), .C1(in_port_5), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_747 ), 
    .C0(\mcu/n14_adj_1056 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n822 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n822 ), .Q0(\mcu/s_12_5 ));
  mcu_SLICE_160 \mcu/SLICE_160 ( .D1(\mcu/n16_adj_1426 ), .C1(in_port_6), 
    .B1(\mcu/n22247 ), .A1(n11778), .D0(\mcu/n10_adj_749 ), 
    .C0(\mcu/n14_adj_1051 ), .B0(\mcu/n22098 ), .A0(\mcu/n22213 ), 
    .DI0(\mcu/n826 ), .M0(\mcu/n18993 ), .CE(\mcu/clk_in_c_enable_88 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n826 ), .Q0(\mcu/s_12_6 ));
  mcu_SLICE_161 \mcu/SLICE_161 ( .D1(\mcu/n349 ), .C1(\mcu/n22256 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1393 ), .D0(\mcu/n349 ), 
    .C0(\mcu/n22256 ), .B0(in_port_0), .A0(\mcu/n17_adj_1391 ), 
    .DI1(\mcu/n862 ), .DI0(\mcu/n834 ), .CLK(clk_in_c), .F0(\mcu/n834 ), 
    .Q0(\mcu/s_13_0 ), .F1(\mcu/n862 ), .Q1(\mcu/s_13_7 ));
  mcu_SLICE_162 \mcu/SLICE_162 ( .D1(\mcu/n16_adj_1228 ), .C1(in_port_1), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1257 ), 
    .C0(\mcu/n14_adj_1506 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n838 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n838 ), .Q0(\mcu/s_13_1 ));
  mcu_SLICE_163 \mcu/SLICE_163 ( .D1(\mcu/n16_adj_1229 ), .C1(in_port_2), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_529 ), 
    .C0(\mcu/n14_adj_528 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n842 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n842 ), .Q0(\mcu/s_13_2 ));
  mcu_SLICE_164 \mcu/SLICE_164 ( .D1(\mcu/n16_adj_1233 ), .C1(in_port_3), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10 ), 
    .C0(\mcu/n14_adj_494 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n846 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n846 ), .Q0(\mcu/s_13_3 ));
  mcu_SLICE_165 \mcu/SLICE_165 ( .D1(\mcu/n16_adj_1235 ), .C1(in_port_4), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1262 ), 
    .C0(\mcu/n14_adj_1520 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n850 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n850 ), .Q0(\mcu/s_13_4 ));
  mcu_SLICE_166 \mcu/SLICE_166 ( .D1(\mcu/n16_adj_1237 ), .C1(in_port_5), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1268 ), 
    .C0(\mcu/n14_adj_1510 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n854 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n854 ), .Q0(\mcu/s_13_5 ));
  mcu_SLICE_167 \mcu/SLICE_167 ( .D1(\mcu/n16_adj_1241 ), .C1(in_port_6), 
    .B1(\mcu/n16375 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1269 ), 
    .C0(\mcu/n14_adj_1504 ), .B0(\mcu/n22102 ), .A0(\mcu/n22219 ), 
    .DI0(\mcu/n858 ), .M0(\mcu/n19177 ), .CE(\mcu/clk_in_c_enable_94 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n858 ), .Q0(\mcu/s_13_6 ));
  mcu_SLICE_168 \mcu/SLICE_168 ( .D1(\mcu/n348 ), .C1(\mcu/n22196 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1397 ), .D0(\mcu/n348 ), 
    .C0(\mcu/n22196 ), .B0(in_port_0), .A0(\mcu/n17_adj_1395 ), 
    .DI1(\mcu/n894 ), .DI0(\mcu/n866 ), .CLK(clk_in_c), .F0(\mcu/n866 ), 
    .Q0(\mcu/s_14_0 ), .F1(\mcu/n894 ), .Q1(\mcu/s_14_7 ));
  mcu_SLICE_169 \mcu/SLICE_169 ( .D1(\mcu/n16_adj_1297 ), .C1(in_port_1), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1062 ), 
    .C0(\mcu/n14_adj_1061 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n870 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n870 ), .Q0(\mcu/s_14_1 ));
  mcu_SLICE_170 \mcu/SLICE_170 ( .D1(\mcu/n16_adj_1299 ), .C1(in_port_2), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1086 ), 
    .C0(\mcu/n14_adj_1085 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n874 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n874 ), .Q0(\mcu/s_14_2 ));
  mcu_SLICE_171 \mcu/SLICE_171 ( .D1(\mcu/n16_adj_1301 ), .C1(in_port_3), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1077 ), 
    .C0(\mcu/n14_adj_1076 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n878 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n878 ), .Q0(\mcu/s_14_3 ));
  mcu_SLICE_172 \mcu/SLICE_172 ( .D1(\mcu/n16_adj_1305 ), .C1(in_port_4), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1068 ), 
    .C0(\mcu/n14_adj_1067 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n882 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n882 ), .Q0(\mcu/s_14_4 ));
  mcu_SLICE_173 \mcu/SLICE_173 ( .D1(\mcu/n16_adj_1307 ), .C1(in_port_5), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1080 ), 
    .C0(\mcu/n14_adj_1079 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n886 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n886 ), .Q0(\mcu/s_14_5 ));
  mcu_SLICE_174 \mcu/SLICE_174 ( .D1(\mcu/n16_adj_1309 ), .C1(in_port_6), 
    .B1(\mcu/n22247 ), .A1(n16392), .D0(\mcu/n10_adj_1059 ), 
    .C0(\mcu/n14_adj_1058 ), .B0(\mcu/n22099 ), .A0(\mcu/n22122 ), 
    .DI0(\mcu/n890 ), .M0(\mcu/n19361 ), .CE(\mcu/clk_in_c_enable_100 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n890 ), .Q0(\mcu/s_14_6 ));
  mcu_SLICE_175 \mcu/SLICE_175 ( .D1(\mcu/n347 ), .C1(\mcu/n22241 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1399 ), .D0(\mcu/n347 ), 
    .C0(\mcu/n22241 ), .B0(in_port_0), .A0(\mcu/n17_adj_1398 ), 
    .DI1(\mcu/n926 ), .DI0(\mcu/n898 ), .CLK(clk_in_c), .F0(\mcu/n898 ), 
    .Q0(\mcu/s_15_0 ), .F1(\mcu/n926 ), .Q1(\mcu/s_15_7 ));
  mcu_SLICE_176 \mcu/SLICE_176 ( .D1(\mcu/n16_adj_1103 ), .C1(in_port_1), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1094 ), 
    .C0(\mcu/n14_adj_1093 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n902 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n902 ), .Q0(\mcu/s_15_1 ));
  mcu_SLICE_177 \mcu/SLICE_177 ( .D1(\mcu/n16_adj_1108 ), .C1(in_port_2), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1073 ), 
    .C0(\mcu/n14_adj_1110 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n906 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n906 ), .Q0(\mcu/s_15_2 ));
  mcu_SLICE_178 \mcu/SLICE_178 ( .D1(\mcu/n16_adj_1112 ), .C1(in_port_3), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1096 ), 
    .C0(\mcu/n14_adj_1101 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n910 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n910 ), .Q0(\mcu/s_15_3 ));
  mcu_SLICE_179 \mcu/SLICE_179 ( .D1(\mcu/n16_adj_1114 ), .C1(in_port_4), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1097 ), 
    .C0(\mcu/n14_adj_1098 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n914 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n914 ), .Q0(\mcu/s_15_4 ));
  mcu_SLICE_180 \mcu/SLICE_180 ( .D1(\mcu/n16_adj_1117 ), .C1(in_port_5), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_517 ), 
    .C0(\mcu/n14_adj_1105 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n918 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n918 ), .Q0(\mcu/s_15_5 ));
  mcu_SLICE_181 \mcu/SLICE_181 ( .D1(\mcu/n16_adj_1119 ), .C1(in_port_6), 
    .B1(\mcu/n22281 ), .A1(\mcu/n22266 ), .D0(\mcu/n10_adj_1089 ), 
    .C0(\mcu/n14_adj_1088 ), .B0(\mcu/n22100 ), .A0(\mcu/n22116 ), 
    .DI0(\mcu/n922 ), .M0(\mcu/n19545 ), .CE(\mcu/clk_in_c_enable_106 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n922 ), .Q0(\mcu/s_15_6 ));
  mcu_SLICE_182 \mcu/SLICE_182 ( .D1(\mcu/n361 ), .C1(\mcu/n22105 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1611 ), .D0(\mcu/n361 ), 
    .C0(\mcu/n22105 ), .B0(in_port_0), .A0(\mcu/n17_adj_1593 ), 
    .DI1(\mcu/n459 ), .DI0(\mcu/n431 ), .CLK(clk_in_c), .F0(\mcu/n431 ), 
    .Q0(\mcu/s_1_0 ), .F1(\mcu/n459 ), .Q1(\mcu/s_1_7 ));
  mcu_SLICE_183 \mcu/SLICE_183 ( .D1(\mcu/n16_adj_1551 ), .C1(in_port_1), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_758 ), 
    .C0(\mcu/n14_adj_757 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n435 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n435 ), .Q0(\mcu/s_1_1 ));
  mcu_SLICE_184 \mcu/SLICE_184 ( .D1(\mcu/n16_adj_1552 ), .C1(in_port_2), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_774 ), 
    .C0(\mcu/n14_adj_773 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n439 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n439 ), .Q0(\mcu/s_1_2 ));
  mcu_SLICE_185 \mcu/SLICE_185 ( .D1(\mcu/n16_adj_1554 ), .C1(in_port_3), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_768 ), 
    .C0(\mcu/n14_adj_767 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n443 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n443 ), .Q0(\mcu/s_1_3 ));
  mcu_SLICE_186 \mcu/SLICE_186 ( .D1(\mcu/n16_adj_1556 ), .C1(in_port_4), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_761 ), 
    .C0(\mcu/n14_adj_760 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n447 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n447 ), .Q0(\mcu/s_1_4 ));
  mcu_SLICE_187 \mcu/SLICE_187 ( .D1(\mcu/n16_adj_1501 ), .C1(in_port_5), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_771 ), 
    .C0(\mcu/n14_adj_770 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n451 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n451 ), .Q0(\mcu/s_1_5 ));
  mcu_SLICE_188 \mcu/SLICE_188 ( .D1(\mcu/n16_adj_1500 ), .C1(in_port_6), 
    .B1(\mcu/n22220 ), .A1(n7726), .D0(\mcu/n10_adj_751 ), 
    .C0(\mcu/n14_adj_750 ), .B0(\mcu/n22084 ), .A0(\mcu/n22135 ), 
    .DI0(\mcu/n455 ), .M0(\mcu/n16969 ), .CE(\mcu/clk_in_c_enable_22 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n455 ), .Q0(\mcu/s_1_6 ));
  mcu_SLICE_189 \mcu/SLICE_189 ( .D1(\mcu/n360 ), .C1(\mcu/n22104 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1651 ), .D0(\mcu/n360 ), 
    .C0(\mcu/n22104 ), .B0(in_port_0), .A0(\mcu/n17_adj_1613 ), 
    .DI1(\mcu/n491 ), .DI0(\mcu/n463 ), .CLK(clk_in_c), .F0(\mcu/n463 ), 
    .Q0(\mcu/s_2_0 ), .F1(\mcu/n491 ), .Q1(\mcu/s_2_7 ));
  mcu_SLICE_190 \mcu/SLICE_190 ( .D1(\mcu/n16_adj_1550 ), .C1(in_port_1), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_784 ), 
    .C0(\mcu/n14_adj_783 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n467 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n467 ), .Q0(\mcu/s_2_1 ));
  mcu_SLICE_191 \mcu/SLICE_191 ( .D1(\mcu/n16_adj_1547 ), .C1(in_port_2), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_798 ), 
    .C0(\mcu/n14_adj_797 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n471 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n471 ), .Q0(\mcu/s_2_2 ));
  mcu_SLICE_192 \mcu/SLICE_192 ( .D1(\mcu/n16_adj_1544 ), .C1(in_port_3), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_791 ), 
    .C0(\mcu/n14_adj_790 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n475 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n475 ), .Q0(\mcu/s_2_3 ));
  mcu_SLICE_193 \mcu/SLICE_193 ( .D1(\mcu/n16_adj_1546 ), .C1(in_port_4), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_787 ), 
    .C0(\mcu/n14_adj_786 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n479 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n479 ), .Q0(\mcu/s_2_4 ));
  mcu_SLICE_194 \mcu/SLICE_194 ( .D1(\mcu/n16_adj_1499 ), .C1(in_port_5), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_794 ), 
    .C0(\mcu/n14_adj_793 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n483 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n483 ), .Q0(\mcu/s_2_5 ));
  mcu_SLICE_195 \mcu/SLICE_195 ( .D1(\mcu/n16_adj_1498 ), .C1(in_port_6), 
    .B1(\mcu/n22220 ), .A1(n16392), .D0(\mcu/n10_adj_779 ), 
    .C0(\mcu/n14_adj_778 ), .B0(\mcu/n22085 ), .A0(\mcu/n22141 ), 
    .DI0(\mcu/n487 ), .M0(\mcu/n17153 ), .CE(\mcu/clk_in_c_enable_28 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n487 ), .Q0(\mcu/s_2_6 ));
  mcu_SLICE_196 \mcu/SLICE_196 ( .D1(\mcu/n359 ), .C1(\mcu/n22103 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1360 ), .D0(\mcu/n359 ), 
    .C0(\mcu/n22103 ), .B0(in_port_0), .A0(\mcu/n17_adj_1648 ), 
    .DI1(\mcu/n523 ), .DI0(\mcu/n495 ), .CLK(clk_in_c), .F0(\mcu/n495 ), 
    .Q0(\mcu/s_3_0 ), .F1(\mcu/n523 ), .Q1(\mcu/s_3_7 ));
  mcu_SLICE_197 \mcu/SLICE_197 ( .D1(\mcu/n16_adj_1527 ), .C1(in_port_1), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_804 ), 
    .C0(\mcu/n14_adj_803 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n499 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n499 ), .Q0(\mcu/s_3_1 ));
  mcu_SLICE_198 \mcu/SLICE_198 ( .D1(\mcu/n16_adj_1533 ), .C1(in_port_2), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_818 ), 
    .C0(\mcu/n14_adj_817 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n503 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n503 ), .Q0(\mcu/s_3_2 ));
  mcu_SLICE_199 \mcu/SLICE_199 ( .D1(\mcu/n16_adj_1535 ), .C1(in_port_3), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_808 ), 
    .C0(\mcu/n14_adj_807 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n507 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n507 ), .Q0(\mcu/s_3_3 ));
  mcu_SLICE_200 \mcu/SLICE_200 ( .D1(\mcu/n16_adj_1539 ), .C1(in_port_4), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_806 ), 
    .C0(\mcu/n14_adj_805 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n511 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n511 ), .Q0(\mcu/s_3_4 ));
  mcu_SLICE_201 \mcu/SLICE_201 ( .D1(\mcu/n16_adj_1496 ), .C1(in_port_5), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_810 ), 
    .C0(\mcu/n14_adj_809 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n515 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n515 ), .Q0(\mcu/s_3_5 ));
  mcu_SLICE_202 \mcu/SLICE_202 ( .D1(\mcu/n16_adj_1494 ), .C1(in_port_6), 
    .B1(\mcu/n22220 ), .A1(n7876), .D0(\mcu/n10_adj_802 ), 
    .C0(\mcu/n14_adj_801 ), .B0(\mcu/n22086 ), .A0(\mcu/n22147 ), 
    .DI0(\mcu/n519 ), .M0(\mcu/n17337 ), .CE(\mcu/clk_in_c_enable_34 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n519 ), .Q0(\mcu/s_3_6 ));
  mcu_SLICE_203 \mcu/SLICE_203 ( .D1(\mcu/n358 ), .C1(\mcu/n22206 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1366 ), .D0(\mcu/n358 ), 
    .C0(\mcu/n22206 ), .B0(in_port_0), .A0(\mcu/n17_adj_1361 ), 
    .DI1(\mcu/n555 ), .DI0(\mcu/n527 ), .CLK(clk_in_c), .F0(\mcu/n527 ), 
    .Q0(\mcu/s_4_0 ), .F1(\mcu/n555 ), .Q1(\mcu/s_4_7 ));
  mcu_SLICE_204 \mcu/SLICE_204 ( .D1(\mcu/n16_adj_1383 ), .C1(in_port_1), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_824 ), 
    .C0(\mcu/n14_adj_823 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n531 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n531 ), .Q0(\mcu/s_4_1 ));
  mcu_SLICE_205 \mcu/SLICE_205 ( .D1(\mcu/n16_adj_1392 ), .C1(in_port_2), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_858 ), 
    .C0(\mcu/n14_adj_857 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n535 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n535 ), .Q0(\mcu/s_4_2 ));
  mcu_SLICE_206 \mcu/SLICE_206 ( .D1(\mcu/n16_adj_1400 ), .C1(in_port_3), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_832 ), 
    .C0(\mcu/n14_adj_831 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n539 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n539 ), .Q0(\mcu/s_4_3 ));
  mcu_SLICE_207 \mcu/SLICE_207 ( .D1(\mcu/n16_adj_1401 ), .C1(in_port_4), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_827 ), 
    .C0(\mcu/n14_adj_826 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n543 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n543 ), .Q0(\mcu/s_4_4 ));
  mcu_SLICE_208 \mcu/SLICE_208 ( .D1(\mcu/n16_adj_1402 ), .C1(in_port_5), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_836 ), 
    .C0(\mcu/n14_adj_835 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n547 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n547 ), .Q0(\mcu/s_4_5 ));
  mcu_SLICE_209 \mcu/SLICE_209 ( .D1(\mcu/n16_adj_1403 ), .C1(in_port_6), 
    .B1(\mcu/n22244 ), .A1(n11778), .D0(\mcu/n10_adj_822 ), 
    .C0(\mcu/n14_adj_821 ), .B0(\mcu/n22087 ), .A0(\mcu/n22153 ), 
    .DI0(\mcu/n551 ), .M0(\mcu/n17521 ), .CE(\mcu/clk_in_c_enable_40 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n551 ), .Q0(\mcu/s_4_6 ));
  mcu_SLICE_210 \mcu/SLICE_210 ( .D1(\mcu/n357 ), .C1(\mcu/n22204 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1368 ), .D0(\mcu/n357 ), 
    .C0(\mcu/n22204 ), .B0(in_port_0), .A0(\mcu/n17_adj_1367 ), 
    .DI1(\mcu/n596 ), .DI0(\mcu/n559 ), .CLK(clk_in_c), .F0(\mcu/n559 ), 
    .Q0(\mcu/s_5_0 ), .F1(\mcu/n596 ), .Q1(\mcu/s_5_7 ));
  mcu_SLICE_211 \mcu/SLICE_211 ( .D1(\mcu/n16_adj_1358 ), .C1(in_port_1), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_867 ), 
    .C0(\mcu/n14_adj_697 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n563 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n563 ), .Q0(\mcu/s_5_1 ));
  mcu_SLICE_212 \mcu/SLICE_212 ( .D1(\mcu/n16_adj_1359 ), .C1(in_port_2), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_874 ), 
    .C0(\mcu/n14_adj_700 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n567 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n567 ), .Q0(\mcu/s_5_2 ));
  mcu_SLICE_213 \mcu/SLICE_213 ( .D1(\mcu/n16_adj_1362 ), .C1(in_port_3), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_869 ), 
    .C0(\mcu/n14_adj_704 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n571 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n571 ), .Q0(\mcu/s_5_3 ));
  mcu_SLICE_214 \mcu/SLICE_214 ( .D1(\mcu/n16_adj_1363 ), .C1(in_port_4), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_868 ), 
    .C0(\mcu/n14_adj_715 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n575 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n575 ), .Q0(\mcu/s_5_4 ));
  mcu_SLICE_215 \mcu/SLICE_215 ( .D1(\mcu/n16_adj_1364 ), .C1(in_port_5), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_873 ), 
    .C0(\mcu/n14_adj_718 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n588 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n588 ), .Q0(\mcu/s_5_5 ));
  mcu_SLICE_216 \mcu/SLICE_216 ( .D1(\mcu/n16_adj_1365 ), .C1(in_port_6), 
    .B1(\mcu/n22244 ), .A1(n7726), .D0(\mcu/n10_adj_866 ), 
    .C0(\mcu/n14_adj_726 ), .B0(\mcu/n22088 ), .A0(\mcu/n22159 ), 
    .DI0(\mcu/n592 ), .M0(\mcu/n17705 ), .CE(\mcu/clk_in_c_enable_46 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n592 ), .Q0(\mcu/s_5_6 ));
  mcu_SLICE_217 \mcu/SLICE_217 ( .D1(\mcu/n356 ), .C1(\mcu/n22203 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1370 ), .D0(\mcu/n356 ), 
    .C0(\mcu/n22203 ), .B0(in_port_0), .A0(\mcu/n17_adj_1369 ), 
    .DI1(\mcu/n628 ), .DI0(\mcu/n600 ), .CLK(clk_in_c), .F0(\mcu/n600 ), 
    .Q0(\mcu/s_6_0 ), .F1(\mcu/n628 ), .Q1(\mcu/s_6_7 ));
  mcu_SLICE_218 \mcu/SLICE_218 ( .D1(\mcu/n16_adj_1352 ), .C1(in_port_1), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_883 ), 
    .C0(\mcu/n14_adj_882 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n604 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n604 ), .Q0(\mcu/s_6_1 ));
  mcu_SLICE_219 \mcu/SLICE_219 ( .D1(\mcu/n16_adj_1348 ), .C1(in_port_2), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_900 ), 
    .C0(\mcu/n14_adj_899 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n608 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n608 ), .Q0(\mcu/s_6_2 ));
  mcu_SLICE_220 \mcu/SLICE_220 ( .D1(\mcu/n16_adj_1354 ), .C1(in_port_3), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_895 ), 
    .C0(\mcu/n14_adj_894 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n612 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n612 ), .Q0(\mcu/s_6_3 ));
  mcu_SLICE_221 \mcu/SLICE_221 ( .D1(\mcu/n16_adj_1355 ), .C1(in_port_4), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_887 ), 
    .C0(\mcu/n14_adj_886 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n616 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n616 ), .Q0(\mcu/s_6_4 ));
  mcu_SLICE_222 \mcu/SLICE_222 ( .D1(\mcu/n16_adj_1356 ), .C1(in_port_5), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_898 ), 
    .C0(\mcu/n14_adj_897 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n620 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n620 ), .Q0(\mcu/s_6_5 ));
  mcu_SLICE_223 \mcu/SLICE_223 ( .D1(\mcu/n16_adj_1357 ), .C1(in_port_6), 
    .B1(\mcu/n22244 ), .A1(n16392), .D0(\mcu/n10_adj_878 ), 
    .C0(\mcu/n14_adj_877 ), .B0(\mcu/n22089 ), .A0(\mcu/n22165 ), 
    .DI0(\mcu/n624 ), .M0(\mcu/n17889 ), .CE(\mcu/clk_in_c_enable_52 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n624 ), .Q0(\mcu/s_6_6 ));
  mcu_SLICE_224 \mcu/SLICE_224 ( .D1(\mcu/n355 ), .C1(\mcu/n22202 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1373 ), .D0(\mcu/n355 ), 
    .C0(\mcu/n22202 ), .B0(in_port_0), .A0(\mcu/n17_adj_1372 ), 
    .DI1(\mcu/n661 ), .DI0(\mcu/n632 ), .CLK(clk_in_c), .F0(\mcu/n632 ), 
    .Q0(\mcu/s_7_0 ), .F1(\mcu/n661 ), .Q1(\mcu/s_7_7 ));
  mcu_SLICE_225 \mcu/SLICE_225 ( .D1(\mcu/n16_adj_1338 ), .C1(in_port_1), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_911 ), 
    .C0(\mcu/n14_adj_910 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n636 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n636 ), .Q0(\mcu/s_7_1 ));
  mcu_SLICE_226 \mcu/SLICE_226 ( .D1(\mcu/n16_adj_1339 ), .C1(in_port_2), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_932 ), 
    .C0(\mcu/n14_adj_931 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n640 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n640 ), .Q0(\mcu/s_7_2 ));
  mcu_SLICE_227 \mcu/SLICE_227 ( .D1(\mcu/n16_adj_1340 ), .C1(in_port_3), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_921 ), 
    .C0(\mcu/n14_adj_920 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n645 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n645 ), .Q0(\mcu/s_7_3 ));
  mcu_SLICE_228 \mcu/SLICE_228 ( .D1(\mcu/n16_adj_1341 ), .C1(in_port_4), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_913 ), 
    .C0(\mcu/n14_adj_912 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n649 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n649 ), .Q0(\mcu/s_7_4 ));
  mcu_SLICE_229 \mcu/SLICE_229 ( .D1(\mcu/n16_adj_1344 ), .C1(in_port_5), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_930 ), 
    .C0(\mcu/n14_adj_929 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n653 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n653 ), .Q0(\mcu/s_7_5 ));
  mcu_SLICE_230 \mcu/SLICE_230 ( .D1(\mcu/n16_adj_1345 ), .C1(in_port_6), 
    .B1(\mcu/n22244 ), .A1(n7876), .D0(\mcu/n10_adj_907 ), 
    .C0(\mcu/n14_adj_906 ), .B0(\mcu/n22090 ), .A0(\mcu/n22171 ), 
    .DI0(\mcu/n657 ), .M0(\mcu/n18073 ), .CE(\mcu/clk_in_c_enable_58 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n657 ), .Q0(\mcu/s_7_6 ));
  mcu_SLICE_231 \mcu/SLICE_231 ( .D1(\mcu/n354 ), .C1(\mcu/n22201 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1376 ), .D0(\mcu/n354 ), 
    .C0(\mcu/n22201 ), .B0(in_port_0), .A0(\mcu/n17_adj_1374 ), 
    .DI1(\mcu/n693 ), .DI0(\mcu/n665 ), .CLK(clk_in_c), .F0(\mcu/n665 ), 
    .Q0(\mcu/s_8_0 ), .F1(\mcu/n693 ), .Q1(\mcu/s_8_7 ));
  mcu_SLICE_232 \mcu/SLICE_232 ( .D1(\mcu/n16_adj_1331 ), .C1(in_port_1), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_699 ), 
    .C0(\mcu/n14_adj_977 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n669 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n669 ), .Q0(\mcu/s_8_1 ));
  mcu_SLICE_233 \mcu/SLICE_233 ( .D1(\mcu/n16_adj_1332 ), .C1(in_port_2), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_701 ), 
    .C0(\mcu/n14_adj_993 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n673 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n673 ), .Q0(\mcu/s_8_2 ));
  mcu_SLICE_234 \mcu/SLICE_234 ( .D1(\mcu/n16_adj_1333 ), .C1(in_port_3), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_702 ), 
    .C0(\mcu/n14_adj_989 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n677 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n677 ), .Q0(\mcu/s_8_3 ));
  mcu_SLICE_235 \mcu/SLICE_235 ( .D1(\mcu/n16_adj_1334 ), .C1(in_port_4), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_706 ), 
    .C0(\mcu/n14_adj_981 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n681 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n681 ), .Q0(\mcu/s_8_4 ));
  mcu_SLICE_236 \mcu/SLICE_236 ( .D1(\mcu/n16_adj_1335 ), .C1(in_port_5), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_710 ), 
    .C0(\mcu/n14_adj_990 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n685 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n685 ), .Q0(\mcu/s_8_5 ));
  mcu_SLICE_237 \mcu/SLICE_237 ( .D1(\mcu/n16_adj_1336 ), .C1(in_port_6), 
    .B1(\mcu/n22242 ), .A1(n11778), .D0(\mcu/n10_adj_712 ), 
    .C0(\mcu/n14_adj_976 ), .B0(\mcu/n22091 ), .A0(\mcu/n22177 ), 
    .DI0(\mcu/n689 ), .M0(\mcu/n18257 ), .CE(\mcu/clk_in_c_enable_64 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n689 ), .Q0(\mcu/s_8_6 ));
  mcu_SLICE_238 \mcu/SLICE_238 ( .D1(\mcu/n353 ), .C1(\mcu/n22200 ), 
    .B1(in_port_7), .A1(\mcu/n17_adj_1379 ), .D0(\mcu/n353 ), 
    .C0(\mcu/n22200 ), .B0(in_port_0), .A0(\mcu/n17_adj_1378 ), 
    .DI1(\mcu/n734 ), .DI0(\mcu/n697 ), .CLK(clk_in_c), .F0(\mcu/n697 ), 
    .Q0(\mcu/s_9_0 ), .F1(\mcu/n734 ), .Q1(\mcu/s_9_7 ));
  mcu_SLICE_239 \mcu/SLICE_239 ( .D1(\mcu/n16_adj_1324 ), .C1(in_port_1), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_1003 ), 
    .C0(\mcu/n14_adj_1002 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n701 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n701 ), .Q0(\mcu/s_9_1 ));
  mcu_SLICE_240 \mcu/SLICE_240 ( .D1(\mcu/n16_adj_1325 ), .C1(in_port_2), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_1007 ), 
    .C0(\mcu/n14_adj_1006 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n714 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n714 ), .Q0(\mcu/s_9_2 ));
  mcu_SLICE_241 \mcu/SLICE_241 ( .D1(\mcu/n16_adj_1326 ), .C1(in_port_3), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_998 ), 
    .C0(\mcu/n14_adj_997 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n718 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n718 ), .Q0(\mcu/s_9_3 ));
  mcu_SLICE_242 \mcu/SLICE_242 ( .D1(\mcu/n16_adj_1327 ), .C1(in_port_4), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_1001 ), 
    .C0(\mcu/n14_adj_1000 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n722 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n722 ), .Q0(\mcu/s_9_4 ));
  mcu_SLICE_243 \mcu/SLICE_243 ( .D1(\mcu/n16_adj_1328 ), .C1(in_port_5), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_1009 ), 
    .C0(\mcu/n14_adj_1008 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n726 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n726 ), .Q0(\mcu/s_9_5 ));
  mcu_SLICE_244 \mcu/SLICE_244 ( .D1(\mcu/n16_adj_1329 ), .C1(in_port_6), 
    .B1(\mcu/n22242 ), .A1(n7726), .D0(\mcu/n10_adj_1005 ), 
    .C0(\mcu/n14_adj_1004 ), .B0(\mcu/n22092 ), .A0(\mcu/n22183 ), 
    .DI0(\mcu/n730 ), .M0(\mcu/n18361 ), .CE(\mcu/clk_in_c_enable_70 ), 
    .CLK(clk_in_c), .OFX0(\mcu/n730 ), .Q0(\mcu/s_9_6 ));
  mcu_SLICE_245 \mcu/SLICE_245 ( .D0(\mcu/st_0 ), .C0(\mcu/n14459 ), 
    .B0(\mcu/st_2 ), .A0(\mcu/st_1 ), .M1(\mcu/n13 ), .M0(\mcu/n15_adj_468 ), 
    .CLK(clk_in_c), .F0(\mcu/n21644 ), .Q0(\mcu/st_0 ), .Q1(\mcu/st_1 ));
  mcu_SLICE_246 \mcu/SLICE_246 ( .D0(\mcu/st_2 ), .C0(\mcu/st_3 ), 
    .B0(\mcu/st_0 ), .A0(\mcu/st_1 ), .M1(\mcu/n9_adj_461 ), .M0(\mcu/n11 ), 
    .CLK(clk_in_c), .F0(\mcu/n8_adj_1289 ), .Q0(\mcu/st_2 ), .Q1(\mcu/st_3 ));
  mcu_SLICE_247 \mcu/SLICE_247 ( .D0(\mcu/n8_adj_1289 ), .C0(\mcu/n14459 ), 
    .B0(\mcu/st_4 ), .A0(\mcu/stack_N_397_4 ), .M0(\mcu/n7_adj_518 ), 
    .CLK(clk_in_c), .F0(\mcu/n2642 ), .Q0(\mcu/st_4 ));
  mcu_SLICE_248 \mcu/SLICE_248 ( .D1(\mcu/clk_in_c_enable_109 ), 
    .C1(\mcu/st_zc_0 ), .B1(\mcu/jp ), .A1(rst_n_in), .D0(\mcu/st_zc_0 ), 
    .C0(\mcu/n4 ), .B0(\mcu/jp ), .A0(rst_n_in), .DI0(\mcu/n20062 ), 
    .LSR(rst_n_in), .CLK(clk_in_c), .F0(\mcu/n20062 ), .Q0(\mcu/st_zc_0 ), 
    .F1(\mcu/n22284 ));
  mcu_SLICE_249 \mcu/SLICE_249 ( .D1(\mcu/clk_in_c_enable_109 ), 
    .C1(\mcu/st_zc_0 ), .B1(\mcu/st_zc_1 ), .A1(\mcu/st_zc_2 ), 
    .C0(\mcu/clk_in_c_enable_109 ), .B0(\mcu/st_zc_1 ), .A0(\mcu/st_zc_0 ), 
    .DI1(\mcu/n2637 ), .DI0(\mcu/n2755 ), .CE(\mcu/clk_in_c_enable_159 ), 
    .LSR(rst_n_in), .CLK(clk_in_c), .F0(\mcu/n2755 ), .Q0(\mcu/st_zc_1 ), 
    .F1(\mcu/n2637 ), .Q1(\mcu/st_zc_2 ));
  mcu_SLICE_250 \mcu/SLICE_250 ( .D1(\mcu/st_zc_2 ), 
    .C1(\mcu/clk_in_c_enable_109 ), .B1(\mcu/st_zc_1 ), .A1(\mcu/st_zc_0 ), 
    .D0(\mcu/st_zc_2 ), .C0(\mcu/clk_in_c_enable_109 ), .B0(\mcu/st_zc_1 ), 
    .A0(\mcu/st_zc_0 ), .DI0(\mcu/n22316 ), .M0(\mcu/st_zc_3 ), 
    .CE(\mcu/clk_in_c_enable_159 ), .LSR(rst_n_in), .CLK(clk_in_c), 
    .OFX0(\mcu/n22316 ), .Q0(\mcu/st_zc_3 ));
  mcu_SLICE_251 \mcu/SLICE_251 ( .D1(\mcu/st_zc_4 ), .C1(\mcu/st_zc_3 ), 
    .B1(\mcu/n22306 ), .A1(\mcu/st_zc_2 ), .D0(\mcu/n8_adj_1453 ), 
    .C0(\mcu/clk_in_c_enable_109 ), .B0(\mcu/n22287 ), .A0(\mcu/st_zc_4 ), 
    .DI0(\mcu/n2635 ), .CE(\mcu/clk_in_c_enable_159 ), .LSR(rst_n_in), 
    .CLK(clk_in_c), .F0(\mcu/n2635 ), .Q0(\mcu/st_zc_4 ), .F1(\mcu/n22287 ));
  mcu_SLICE_283 \mcu/SLICE_283 ( .B0(\mcu/st_zc_1 ), .A0(\mcu/st_zc_0 ), 
    .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_135 ), .CLK(clk_in_c), 
    .F0(\mcu/n22298 ), .Q0(\mcu/stack_zc_d0_20_0 ));
  mcu_SLICE_292 \mcu/SLICE_292 ( .C1(instruction_15), .B1(instruction_16), 
    .A1(instruction_13), .D0(instruction_17), .C0(instruction_14), 
    .B0(\mcu/n16364 ), .A0(instruction_12), .DI0(\mcu/out_port_7__N_232 ), 
    .LSR(\mcu/out_port_7_N_217_0 ), .CLK(\mcu/out_port_7__N_232 ), 
    .F0(\mcu/out_port_7__N_232 ), .Q0(out_port_0), .F1(\mcu/n16364 ));
  mcu_SLICE_293 \mcu/SLICE_293 ( .C1(instruction_11), .B1(\mcu/n14_adj_482 ), 
    .A1(\mcu/n7_adj_481 ), .C0(instruction_11), .B0(\mcu/n14_adj_480 ), 
    .A0(\mcu/n7_adj_479 ), .DI1(\mcu/s_N_294_2 ), .DI0(\mcu/s_N_294_1 ), 
    .LSR(\mcu/out_port_7__N_232 ), .CLK(\mcu/out_port_7__N_232 ), 
    .F0(\mcu/s_N_294_1 ), .Q0(out_port_1), .F1(\mcu/s_N_294_2 ), 
    .Q1(out_port_2));
  mcu_SLICE_294 \mcu/SLICE_294 ( .C1(instruction_11), .B1(\mcu/n14_adj_463 ), 
    .A1(\mcu/n7_adj_462 ), .C0(instruction_11), .B0(\mcu/n14 ), .A0(\mcu/n7 ), 
    .DI1(\mcu/s_N_294_4 ), .DI0(\mcu/s_N_294_3 ), 
    .LSR(\mcu/out_port_7__N_232 ), .CLK(\mcu/out_port_7__N_232 ), 
    .F0(\mcu/s_N_294_3 ), .Q0(out_port_3), .F1(\mcu/s_N_294_4 ), 
    .Q1(out_port_4));
  mcu_SLICE_295 \mcu/SLICE_295 ( .C1(instruction_11), .B1(\mcu/n14_adj_709 ), 
    .A1(\mcu/n7_adj_476 ), .C0(instruction_11), .B0(\mcu/n14_adj_705 ), 
    .A0(\mcu/n7_adj_609 ), .DI1(\mcu/s_N_294_6 ), .DI0(\mcu/s_N_294_5 ), 
    .LSR(\mcu/out_port_7__N_232 ), .CLK(\mcu/out_port_7__N_232 ), 
    .F0(\mcu/s_N_294_5 ), .Q0(out_port_5), .F1(\mcu/s_N_294_6 ), 
    .Q1(out_port_6));
  mcu_SLICE_296 \mcu/SLICE_296 ( .D1(instruction_0), 
    .C1(\mcu/out_port_7_N_217_0 ), .B1(instruction_7), .A1(\mcu/C_N_336_0 ), 
    .C0(instruction_11), .B0(\mcu/n14_adj_711 ), .A0(\mcu/n7_adj_473 ), 
    .DI0(\mcu/C_N_336_0 ), .LSR(\mcu/out_port_7__N_232 ), 
    .CLK(\mcu/out_port_7__N_232 ), .F0(\mcu/C_N_336_0 ), .Q0(out_port_7), 
    .F1(\mcu/n16532 ));
  mcu_SLICE_297 \mcu/SLICE_297 ( .C1(instruction_12), .B1(instruction_1), 
    .A1(\mcu/port_id_7_N_200_1 ), .C0(instruction_12), .B0(instruction_0), 
    .A0(\mcu/port_id_7_N_200_0 ), .DI1(\mcu/n23 ), .DI0(\mcu/n23_adj_593 ), 
    .LSR(\mcu/port_id_7__N_215 ), .CLK(\mcu/port_id_7__N_215 ), 
    .F0(\mcu/n23_adj_593 ), .Q0(port_id_0), .F1(\mcu/n23 ), .Q1(port_id_1));
  mcu_SLICE_298 \mcu/SLICE_298 ( .C1(instruction_12), .B1(instruction_3), 
    .A1(\mcu/port_id_7_N_200_3 ), .C0(instruction_12), .B0(instruction_2), 
    .A0(\mcu/port_id_7_N_200_2 ), .DI1(\mcu/n23_adj_486 ), 
    .DI0(\mcu/n23_adj_485 ), .LSR(\mcu/port_id_7__N_215 ), 
    .CLK(\mcu/port_id_7__N_215 ), .F0(\mcu/n23_adj_485 ), .Q0(port_id_2), 
    .F1(\mcu/n23_adj_486 ), .Q1(port_id_3));
  mcu_SLICE_299 \mcu/SLICE_299 ( .C1(instruction_12), .B1(instruction_5), 
    .A1(\mcu/port_id_7_N_200_5 ), .C0(instruction_12), .B0(instruction_4), 
    .A0(\mcu/port_id_7_N_200_4 ), .DI1(\mcu/n23_adj_488 ), 
    .DI0(\mcu/n23_adj_487 ), .LSR(\mcu/port_id_7__N_215 ), 
    .CLK(\mcu/port_id_7__N_215 ), .F0(\mcu/n23_adj_487 ), .Q0(port_id_4), 
    .F1(\mcu/n23_adj_488 ), .Q1(port_id_5));
  mcu_SLICE_300 \mcu/SLICE_300 ( .D1(instruction_12), .C1(instruction_7), 
    .B1(\mcu/n19634 ), .A1(\mcu/n19633 ), .C0(instruction_12), 
    .B0(instruction_6), .A0(\mcu/port_id_7_N_200_6 ), .DI1(\mcu/n23_adj_490 ), 
    .DI0(\mcu/n23_adj_489 ), .LSR(\mcu/port_id_7__N_215 ), 
    .CLK(\mcu/port_id_7__N_215 ), .F0(\mcu/n23_adj_489 ), .Q0(port_id_6), 
    .F1(\mcu/n23_adj_490 ), .Q1(port_id_7));
  SLICE_301 SLICE_301( .D0(\mcu/s_N_294_5 ), .C0(\mcu/C_N_342_5 ), 
    .B0(\mcu/C_N_342_6 ), .A0(\mcu/s_N_294_6 ), .M1(out_port_1), 
    .M0(out_port_0), .CE(clk_in_c_enable_154), .CLK(clk_in_c), 
    .F0(\mcu/n16633 ), .Q0(rgb_c_0), .F1(GND_net), .Q1(rgb_c_1));
  SLICE_302 SLICE_302( .B1(\mcu/Z_N_367_3 ), .A1(\mcu/Z_N_367_4 ), 
    .D0(\mcu/Z_N_378_7 ), .C0(\mcu/Z_N_378_5 ), .B0(\mcu/Z_N_378_1 ), 
    .A0(\mcu/Z_N_378_3 ), .M0(out_port_2), .CE(clk_in_c_enable_154), 
    .CLK(clk_in_c), .F0(\mcu/n20080 ), .Q0(rgb_c_2), .F1(\mcu/n16524 ));
  SLICE_303 SLICE_303( .D1(\mcu/n14414 ), .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(\mcu/jp ), .A1(rst_n_in), .A0(n1693), .DI0(rst_n_in_N_109), 
    .LSR(cnt_31__N_88), .CLK(clk_in_c), .F0(rst_n_in_N_109), .Q0(rst_n_in), 
    .F1(\mcu/n1124 ));
  SLICE_304 SLICE_304( .D1(seg_data_2_1), .C1(seg_data_2_2), .B1(seg_data_2_0), 
    .A1(seg_data_2_3), .D0(seg_data_1_2), .C0(seg_data_1_0), .B0(seg_data_1_3), 
    .A0(seg_data_1_1), .M1(out_port_5), .M0(out_port_4), 
    .CE(clk_in_c_enable_178), .CLK(clk_in_c), .F0(seg_led_1_c_6), 
    .Q0(seg_data_1_0), .F1(seg_led_2_c_3), .Q1(seg_data_1_1));
  SLICE_305 SLICE_305( .D1(seg_data_1_1), .C1(seg_data_1_2), .B1(seg_data_1_0), 
    .A1(seg_data_1_3), .D0(seg_data_1_1), .C0(seg_data_1_2), .B0(seg_data_1_3), 
    .A0(seg_data_1_0), .M1(out_port_7), .M0(out_port_6), 
    .CE(clk_in_c_enable_178), .CLK(clk_in_c), .F0(seg_led_1_c_5), 
    .Q0(seg_data_1_2), .F1(seg_led_1_c_3), .Q1(seg_data_1_3));
  SLICE_306 SLICE_306( .D1(port_id_4), .C1(port_id_2), .B1(port_id_5), 
    .A1(port_id_7), .D0(seg_data_2_1), .C0(seg_data_2_2), .B0(seg_data_2_3), 
    .A0(seg_data_2_0), .M1(out_port_1), .M0(out_port_0), 
    .CE(clk_in_c_enable_178), .CLK(clk_in_c), .F0(seg_led_2_c_5), 
    .Q0(seg_data_2_0), .F1(n16598), .Q1(seg_data_2_1));
  SLICE_307 SLICE_307( .D1(\u1/cnt_p_1 ), .C1(\u1/cnt_p_3 ), .B1(\u1/cnt_p_5 ), 
    .A1(\u1/cnt_p_2 ), .D0(seg_data_2_1), .C0(seg_data_2_3), .B0(seg_data_2_0), 
    .A0(seg_data_2_2), .M1(out_port_3), .M0(out_port_2), 
    .CE(clk_in_c_enable_178), .CLK(clk_in_c), .F0(seg_led_2_c_2), 
    .Q0(seg_data_2_2), .F1(\u1/n14 ), .Q1(seg_data_2_3));
  mcu_SLICE_308 \mcu/SLICE_308 ( .B1(instruction_17), .A1(instruction_16), 
    .D0(instruction_14), .C0(\mcu/n9_adj_815 ), .B0(instruction_15), 
    .A0(instruction_13), .DI0(\mcu/write_strobe_N_287 ), 
    .CE(\mcu/clk_in_c_enable_109 ), .LSR(\mcu/n2730 ), .CLK(clk_in_c), 
    .F0(\mcu/write_strobe_N_287 ), .Q0(write_strobe), .F1(\mcu/n9_adj_815 ));
  rom_i16634_SLICE_309 \rom/i16634/SLICE_309 ( .C1(\rom/n765 ), 
    .B1(\rom/n746 ), .A1(address_9), .C0(address_9), .B0(\rom/n594 ), 
    .A0(\rom/n575 ), .M0(address_10), .OFX0(\rom/n19804 ));
  rom_i16641_SLICE_310 \rom/i16641/SLICE_310 ( .C1(\rom/n764 ), 
    .B1(\rom/n745 ), .A1(address_9), .C0(address_9), .B0(\rom/n593 ), 
    .A0(\rom/n574 ), .M0(address_10), .OFX0(\rom/n19811 ));
  rom_i16642_SLICE_311 \rom/i16642/SLICE_311 ( .C1(\rom/n821 ), 
    .B1(\rom/n802 ), .A1(address_9), .C0(address_9), .B0(\rom/n707 ), 
    .A0(\rom/n688 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19812 ), 
    .FXA(\rom/n19811 ), .OFX0(\rom/n19812 ), .OFX1(instruction_1));
  rom_i16648_SLICE_312 \rom/i16648/SLICE_312 ( .C1(\rom/n763 ), 
    .B1(\rom/n744 ), .A1(address_9), .C0(address_9), .B0(\rom/n592 ), 
    .A0(\rom/n573 ), .M0(address_10), .OFX0(\rom/n19818 ));
  rom_i16649_SLICE_313 \rom/i16649/SLICE_313 ( .C1(\rom/n820 ), 
    .B1(\rom/n801 ), .A1(address_9), .C0(address_9), .B0(\rom/n706 ), 
    .A0(\rom/n687 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19819 ), 
    .FXA(\rom/n19818 ), .OFX0(\rom/n19819 ), .OFX1(instruction_2));
  rom_i16655_SLICE_314 \rom/i16655/SLICE_314 ( .C1(\rom/n762 ), 
    .B1(\rom/n743 ), .A1(address_9), .C0(address_9), .B0(\rom/n591 ), 
    .A0(\rom/n572 ), .M0(address_10), .OFX0(\rom/n19825 ));
  rom_i16656_SLICE_315 \rom/i16656/SLICE_315 ( .C1(\rom/n819 ), 
    .B1(\rom/n800 ), .A1(address_9), .C0(address_9), .B0(\rom/n705 ), 
    .A0(\rom/n686 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19826 ), 
    .FXA(\rom/n19825 ), .OFX0(\rom/n19826 ), .OFX1(instruction_3));
  rom_i16662_SLICE_316 \rom/i16662/SLICE_316 ( .C1(\rom/n761 ), 
    .B1(\rom/n742 ), .A1(address_9), .C0(address_9), .B0(\rom/n590 ), 
    .A0(\rom/n571 ), .M0(address_10), .OFX0(\rom/n19832 ));
  rom_i16663_SLICE_317 \rom/i16663/SLICE_317 ( .C1(\rom/n818 ), 
    .B1(\rom/n799 ), .A1(address_9), .C0(address_9), .B0(\rom/n704 ), 
    .A0(\rom/n685 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19833 ), 
    .FXA(\rom/n19832 ), .OFX0(\rom/n19833 ), .OFX1(instruction_4));
  rom_i16669_SLICE_318 \rom/i16669/SLICE_318 ( .C1(\rom/n760 ), 
    .B1(\rom/n741 ), .A1(address_9), .C0(address_9), .B0(\rom/n589 ), 
    .A0(\rom/n570 ), .M0(address_10), .OFX0(\rom/n19839 ));
  rom_i16670_SLICE_319 \rom/i16670/SLICE_319 ( .C1(\rom/n817 ), 
    .B1(\rom/n798 ), .A1(address_9), .C0(address_9), .B0(\rom/n703 ), 
    .A0(\rom/n684 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19840 ), 
    .FXA(\rom/n19839 ), .OFX0(\rom/n19840 ), .OFX1(instruction_5));
  rom_i16676_SLICE_320 \rom/i16676/SLICE_320 ( .C1(\rom/n759 ), 
    .B1(\rom/n740 ), .A1(address_9), .C0(address_9), .B0(\rom/n588 ), 
    .A0(\rom/n569 ), .M0(address_10), .OFX0(\rom/n19846 ));
  rom_i16677_SLICE_321 \rom/i16677/SLICE_321 ( .C1(\rom/n816 ), 
    .B1(\rom/n797 ), .A1(address_9), .C0(address_9), .B0(\rom/n702 ), 
    .A0(\rom/n683 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19847 ), 
    .FXA(\rom/n19846 ), .OFX0(\rom/n19847 ), .OFX1(instruction_6));
  rom_i16683_SLICE_322 \rom/i16683/SLICE_322 ( .C1(\rom/n758 ), 
    .B1(\rom/n739 ), .A1(address_9), .C0(address_9), .B0(\rom/n587 ), 
    .A0(\rom/n568 ), .M0(address_10), .OFX0(\rom/n19853 ));
  rom_i16684_SLICE_323 \rom/i16684/SLICE_323 ( .C1(\rom/n815 ), 
    .B1(\rom/n796 ), .A1(address_9), .C0(address_9), .B0(\rom/n701 ), 
    .A0(\rom/n682 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19854 ), 
    .FXA(\rom/n19853 ), .OFX0(\rom/n19854 ), .OFX1(instruction_7));
  rom_i16690_SLICE_324 \rom/i16690/SLICE_324 ( .C1(\rom/n757 ), 
    .B1(\rom/n738 ), .A1(address_9), .C0(address_9), .B0(\rom/n586 ), 
    .A0(\rom/n567 ), .M0(address_10), .OFX0(\rom/n19860 ));
  rom_i16691_SLICE_325 \rom/i16691/SLICE_325 ( .C1(\rom/n814 ), 
    .B1(\rom/n795 ), .A1(address_9), .C0(address_9), .B0(\rom/n700 ), 
    .A0(\rom/n681 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19861 ), 
    .FXA(\rom/n19860 ), .OFX0(\rom/n19861 ), .OFX1(instruction_8));
  rom_i16697_SLICE_326 \rom/i16697/SLICE_326 ( .C1(\rom/n756 ), 
    .B1(\rom/n737 ), .A1(address_9), .C0(address_9), .B0(\rom/n585 ), 
    .A0(\rom/n566 ), .M0(address_10), .OFX0(\rom/n19867 ));
  rom_i16698_SLICE_327 \rom/i16698/SLICE_327 ( .C1(\rom/n813 ), 
    .B1(\rom/n794 ), .A1(address_9), .C0(address_9), .B0(\rom/n699 ), 
    .A0(\rom/n680 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19868 ), 
    .FXA(\rom/n19867 ), .OFX0(\rom/n19868 ), .OFX1(instruction_9));
  rom_i16704_SLICE_328 \rom/i16704/SLICE_328 ( .C1(\rom/n755 ), 
    .B1(\rom/n736 ), .A1(address_9), .C0(address_9), .B0(\rom/n584 ), 
    .A0(\rom/n565 ), .M0(address_10), .OFX0(\rom/n19874 ));
  rom_i16705_SLICE_329 \rom/i16705/SLICE_329 ( .C1(\rom/n812 ), 
    .B1(\rom/n793 ), .A1(address_9), .C0(address_9), .B0(\rom/n698 ), 
    .A0(\rom/n679 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19875 ), 
    .FXA(\rom/n19874 ), .OFX0(\rom/n19875 ), .OFX1(instruction_10));
  rom_i16711_SLICE_330 \rom/i16711/SLICE_330 ( .C1(\rom/n754 ), 
    .B1(\rom/n735 ), .A1(address_9), .C0(address_9), .B0(\rom/n583 ), 
    .A0(\rom/n564 ), .M0(address_10), .OFX0(\rom/n19881 ));
  rom_i16712_SLICE_331 \rom/i16712/SLICE_331 ( .C1(\rom/n811 ), 
    .B1(\rom/n792 ), .A1(address_9), .C0(address_9), .B0(\rom/n697 ), 
    .A0(\rom/n678 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19882 ), 
    .FXA(\rom/n19881 ), .OFX0(\rom/n19882 ), .OFX1(instruction_11));
  rom_i16718_SLICE_332 \rom/i16718/SLICE_332 ( .C1(\rom/n753 ), 
    .B1(\rom/n734 ), .A1(address_9), .C0(address_9), .B0(\rom/n582 ), 
    .A0(\rom/n563 ), .M0(address_10), .OFX0(\rom/n19888 ));
  rom_i16719_SLICE_333 \rom/i16719/SLICE_333 ( .C1(\rom/n810 ), 
    .B1(\rom/n791 ), .A1(address_9), .C0(address_9), .B0(\rom/n696 ), 
    .A0(\rom/n677 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19889 ), 
    .FXA(\rom/n19888 ), .OFX0(\rom/n19889 ), .OFX1(instruction_12));
  rom_i16725_SLICE_334 \rom/i16725/SLICE_334 ( .C1(\rom/n752 ), 
    .B1(\rom/n733 ), .A1(address_9), .C0(address_9), .B0(\rom/n581 ), 
    .A0(\rom/n562 ), .M0(address_10), .OFX0(\rom/n19895 ));
  rom_i16726_SLICE_335 \rom/i16726/SLICE_335 ( .C1(\rom/n809 ), 
    .B1(\rom/n790 ), .A1(address_9), .C0(address_9), .B0(\rom/n695 ), 
    .A0(\rom/n676 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19896 ), 
    .FXA(\rom/n19895 ), .OFX0(\rom/n19896 ), .OFX1(instruction_13));
  rom_i16732_SLICE_336 \rom/i16732/SLICE_336 ( .C1(\rom/n751 ), 
    .B1(\rom/n732 ), .A1(address_9), .C0(address_9), .B0(\rom/n580 ), 
    .A0(\rom/n561 ), .M0(address_10), .OFX0(\rom/n19902 ));
  rom_i16733_SLICE_337 \rom/i16733/SLICE_337 ( .C1(\rom/n808 ), 
    .B1(\rom/n789 ), .A1(address_9), .C0(address_9), .B0(\rom/n694 ), 
    .A0(\rom/n675 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19903 ), 
    .FXA(\rom/n19902 ), .OFX0(\rom/n19903 ), .OFX1(instruction_14));
  rom_i16739_SLICE_338 \rom/i16739/SLICE_338 ( .C1(\rom/n750 ), 
    .B1(\rom/n731 ), .A1(address_9), .C0(address_9), .B0(\rom/n579 ), 
    .A0(\rom/n560 ), .M0(address_10), .OFX0(\rom/n19909 ));
  rom_i16740_SLICE_339 \rom/i16740/SLICE_339 ( .C1(\rom/n807 ), 
    .B1(\rom/n788 ), .A1(address_9), .C0(address_9), .B0(\rom/n693 ), 
    .A0(\rom/n674 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19910 ), 
    .FXA(\rom/n19909 ), .OFX0(\rom/n19910 ), .OFX1(instruction_15));
  rom_i16746_SLICE_340 \rom/i16746/SLICE_340 ( .C1(\rom/n749 ), 
    .B1(\rom/n730 ), .A1(address_9), .C0(address_9), .B0(\rom/n578 ), 
    .A0(\rom/n559 ), .M0(address_10), .OFX0(\rom/n19916 ));
  rom_i16747_SLICE_341 \rom/i16747/SLICE_341 ( .C1(\rom/n806 ), 
    .B1(\rom/n787 ), .A1(address_9), .C0(address_9), .B0(\rom/n692 ), 
    .A0(\rom/n673 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19917 ), 
    .FXA(\rom/n19916 ), .OFX0(\rom/n19917 ), .OFX1(instruction_16));
  rom_i16753_SLICE_342 \rom/i16753/SLICE_342 ( .C1(\rom/n748 ), 
    .B1(\rom/n729 ), .A1(address_9), .C0(address_9), .B0(\rom/n577 ), 
    .A0(\rom/n558 ), .M0(address_10), .OFX0(\rom/n19923 ));
  rom_i16754_SLICE_343 \rom/i16754/SLICE_343 ( .C1(\rom/n805 ), 
    .B1(\rom/n786 ), .A1(address_9), .C0(address_9), .B0(\rom/n691 ), 
    .A0(\rom/n672 ), .M1(address_11), .M0(address_10), .FXB(\rom/n19924 ), 
    .FXA(\rom/n19923 ), .OFX0(\rom/n19924 ), .OFX1(instruction_17));
  mcu_PrioSelect_489_i16_SLICE_344 \mcu/PrioSelect_489_i16/SLICE_344 ( 
    .D1(\mcu/n9_adj_1116 ), .C1(\mcu/n1109 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1448 ), .C0(\mcu/Z_N_387_7 ), .B0(n7908), 
    .A0(\mcu/n22251 ), .M1(\mcu/n19018 ), .M0(\mcu/n19022 ), .FXB(\mcu/n16 ), 
    .FXA(\mcu/n13_adj_1630 ), .OFX0(\mcu/n16 ), .OFX1(\mcu/n17_adj_1389 ));
  mcu_PrioSelect_457_i16_SLICE_345 \mcu/PrioSelect_457_i16/SLICE_345 ( 
    .D1(\mcu/n9_adj_1050 ), .C1(\mcu/n1109 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1287 ), .C0(\mcu/Z_N_387_7 ), .B0(n16312), 
    .A0(\mcu/n22240 ), .M1(\mcu/n18834 ), .M0(\mcu/n18838 ), 
    .FXB(\mcu/n16_adj_493 ), .FXA(\mcu/n13_adj_497 ), .OFX0(\mcu/n16_adj_493 ), 
    .OFX1(\mcu/n17_adj_1386 ));
  mcu_PrioSelect_457_i13_SLICE_346 \mcu/PrioSelect_457_i13/SLICE_346 ( 
    .D1(\mcu/n11_adj_1265 ), .C1(\mcu/Z_N_378_7 ), .B1(n16312), 
    .A1(\mcu/n22237 ), .D0(n16345), .C0(\mcu/n16331 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_1408 ), .M0(\mcu/n18826 ), .OFX0(\mcu/n13_adj_497 ));
  mcu_PrioSelect_425_i16_SLICE_347 \mcu/PrioSelect_425_i16/SLICE_347 ( 
    .D1(\mcu/n9_adj_1031 ), .C1(\mcu/n1109 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1249 ), .C0(\mcu/Z_N_387_7 ), .B0(n16312), 
    .A0(\mcu/n22234 ), .M1(\mcu/n18650 ), .M0(\mcu/n18654 ), 
    .FXB(\mcu/n16_adj_514 ), .FXA(\mcu/n13_adj_1634 ), 
    .OFX0(\mcu/n16_adj_514 ), .OFX1(\mcu/n17_adj_1382 ));
  mcu_PrioSelect_393_i16_SLICE_348 \mcu/PrioSelect_393_i16/SLICE_348 ( 
    .D1(\mcu/n9_adj_1010 ), .C1(\mcu/n1109 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1207 ), .C0(\mcu/Z_N_387_7 ), .B0(n16312), 
    .A0(\mcu/n22257 ), .M1(\mcu/n18466 ), .M0(\mcu/n18321 ), 
    .FXB(\mcu/n16_adj_541 ), .FXA(\mcu/n13_adj_545 ), .OFX0(\mcu/n16_adj_541 ), 
    .OFX1(\mcu/n17_adj_1379 ));
  mcu_PrioSelect_393_i13_SLICE_349 \mcu/PrioSelect_393_i13/SLICE_349 ( 
    .D1(\mcu/n11_adj_1194 ), .C1(\mcu/Z_N_378_7 ), .B1(n16312), 
    .A1(\mcu/n22258 ), .D0(n16346), .C0(\mcu/n16326 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_1446 ), .M0(\mcu/n18306 ), .OFX0(\mcu/n13_adj_545 ));
  mcu_PrioSelect_361_i16_SLICE_350 \mcu/PrioSelect_361_i16/SLICE_350 ( 
    .D1(\mcu/n9_adj_994 ), .C1(\mcu/n1109 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1156 ), .C0(\mcu/Z_N_387_7 ), .B0(n16312), 
    .A0(\mcu/n22251 ), .M1(\mcu/n18282 ), .M0(\mcu/n18286 ), 
    .FXB(\mcu/n16_adj_560 ), .FXA(\mcu/n13_adj_1638 ), 
    .OFX0(\mcu/n16_adj_560 ), .OFX1(\mcu/n17_adj_1376 ));
  mcu_PrioSelect_329_i16_SLICE_351 \mcu/PrioSelect_329_i16/SLICE_351 ( 
    .D1(\mcu/n9_adj_956 ), .C1(\mcu/n1109 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/n10_adj_1100 ), .C0(\mcu/Z_N_387_7 ), .B0(n7762), 
    .A0(\mcu/n22240 ), .M1(\mcu/n18098 ), .M0(\mcu/n18102 ), 
    .FXB(\mcu/n16_adj_576 ), .FXA(\mcu/n13_adj_579 ), .OFX0(\mcu/n16_adj_576 ), 
    .OFX1(\mcu/n17_adj_1373 ));
  mcu_PrioSelect_329_i13_SLICE_352 \mcu/PrioSelect_329_i13/SLICE_352 ( 
    .D1(\mcu/n11_adj_1036 ), .C1(\mcu/Z_N_378_7 ), .B1(n7762), 
    .A1(\mcu/n22237 ), .D0(n142_adj_1664), .C0(\mcu/n160_adj_819 ), 
    .B0(\mcu/n7_adj_473 ), .A0(\mcu/n6_adj_1464 ), .M0(\mcu/n18090 ), 
    .OFX0(\mcu/n13_adj_579 ));
  mcu_PrioSelect_297_i16_SLICE_353 \mcu/PrioSelect_297_i16/SLICE_353 ( 
    .D1(\mcu/n9_adj_905 ), .C1(\mcu/n1109 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/n10_adj_926 ), .C0(\mcu/Z_N_387_7 ), .B0(n7762), 
    .A0(\mcu/n22234 ), .M1(\mcu/n17914 ), .M0(\mcu/n17918 ), 
    .FXB(\mcu/n16_adj_599 ), .FXA(\mcu/n13_adj_1641 ), 
    .OFX0(\mcu/n16_adj_599 ), .OFX1(\mcu/n17_adj_1370 ));
  mcu_PrioSelect_265_i16_SLICE_354 \mcu/PrioSelect_265_i16/SLICE_354 ( 
    .D1(\mcu/n9_adj_876 ), .C1(\mcu/n1109 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/n10_adj_735 ), .C0(\mcu/Z_N_387_7 ), .B0(n7762), 
    .A0(\mcu/n22257 ), .M1(\mcu/n17730 ), .M0(\mcu/n17734 ), 
    .FXB(\mcu/n16_adj_616 ), .FXA(\mcu/n13_adj_619 ), .OFX0(\mcu/n16_adj_616 ), 
    .OFX1(\mcu/n17_adj_1368 ));
  mcu_i18407_SLICE_355 \mcu/i18407/SLICE_355 ( .D1(\mcu/st_2 ), 
    .C1(\mcu/n14459 ), .B1(\mcu/st_1 ), .A1(\mcu/st_0 ), .D0(\mcu/st_2 ), 
    .C0(\mcu/n14459 ), .B0(\mcu/st_1 ), .A0(\mcu/st_0 ), .M0(\mcu/st_3 ), 
    .OFX0(\mcu/n22313 ));
  mcu_PrioSelect_265_i13_SLICE_356 \mcu/PrioSelect_265_i13/SLICE_356 ( 
    .D1(\mcu/n11_adj_1631 ), .C1(\mcu/Z_N_378_7 ), .B1(n7762), 
    .A1(\mcu/n22258 ), .D0(n145), .C0(\mcu/n162 ), .B0(\mcu/n7_adj_473 ), 
    .A0(\mcu/n6_adj_1512 ), .M0(\mcu/n17722 ), .OFX0(\mcu/n13_adj_619 ));
  mcu_PrioSelect_233_i16_SLICE_357 \mcu/PrioSelect_233_i16/SLICE_357 ( 
    .D1(\mcu/n9_adj_864 ), .C1(\mcu/n1109 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/n10_adj_1603 ), .C0(\mcu/Z_N_387_7 ), .B0(n7762), 
    .A0(\mcu/n22251 ), .M1(\mcu/n17546 ), .M0(\mcu/n17550 ), 
    .FXB(\mcu/n16_adj_641 ), .FXA(\mcu/n13_adj_1644 ), 
    .OFX0(\mcu/n16_adj_641 ), .OFX1(\mcu/n17_adj_1366 ));
  mcu_PrioSelect_201_i16_SLICE_358 \mcu/PrioSelect_201_i16/SLICE_358 ( 
    .D1(\mcu/n9_adj_820 ), .C1(\mcu/n1109 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1545 ), .C0(\mcu/Z_N_387_7 ), .B0(n11714), 
    .A0(\mcu/n22240 ), .M1(\mcu/n17362 ), .M0(\mcu/n17366 ), 
    .FXB(\mcu/n16_adj_671 ), .FXA(\mcu/n13_adj_675 ), .OFX0(\mcu/n16_adj_671 ), 
    .OFX1(\mcu/n17_adj_1360 ));
  mcu_PrioSelect_201_i13_SLICE_359 \mcu/PrioSelect_201_i13/SLICE_359 ( 
    .D1(\mcu/n11_adj_688 ), .C1(\mcu/Z_N_378_7 ), .B1(n11714), 
    .A1(\mcu/n22237 ), .D0(n16290), .C0(\mcu/n16283 ), .B0(\mcu/n7_adj_473 ), 
    .A0(\mcu/n6 ), .M0(\mcu/n17354 ), .OFX0(\mcu/n13_adj_675 ));
  mcu_i18218_SLICE_360 \mcu/i18218/SLICE_360 ( .D1(\mcu/C_N_336_0 ), 
    .C1(\mcu/C ), .B1(instruction_2), .A1(\mcu/out_port_7_N_217_0 ), 
    .C0(\mcu/C ), .B0(instruction_2), .A0(\mcu/out_port_7_N_217_0 ), 
    .M0(instruction_3), .OFX0(\mcu/n21794 ));
  mcu_i18214_SLICE_361 \mcu/i18214/SLICE_361 ( .C1(instruction_2), 
    .B1(instruction_0), .A1(\mcu/C_N_336_0 ), .D0(instruction_2), 
    .C0(instruction_0), .B0(\mcu/out_port_7_N_217_0 ), .A0(\mcu/C_N_336_0 ), 
    .M1(instruction_1), .M0(instruction_3), .FXB(\mcu/n21791 ), 
    .FXA(\mcu/n21794 ), .OFX0(\mcu/n21791 ), .OFX1(\mcu/n21795 ));
  mcu_PrioSelect_169_i16_SLICE_362 \mcu/PrioSelect_169_i16/SLICE_362 ( 
    .D1(\mcu/n9_adj_800 ), .C1(\mcu/n1109 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1470 ), .C0(\mcu/Z_N_387_7 ), .B0(n11714), 
    .A0(\mcu/n22234 ), .M1(\mcu/n17178 ), .M0(\mcu/n17182 ), 
    .FXB(\mcu/n16_adj_756 ), .FXA(\mcu/n13_adj_1650 ), 
    .OFX0(\mcu/n16_adj_756 ), .OFX1(\mcu/n17_adj_1651 ));
  mcu_PrioSelect_137_i16_SLICE_363 \mcu/PrioSelect_137_i16/SLICE_363 ( 
    .D1(\mcu/n9_adj_777 ), .C1(\mcu/n1109 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1371 ), .C0(\mcu/Z_N_387_7 ), .B0(n11714), 
    .A0(\mcu/n22257 ), .M1(\mcu/n16994 ), .M0(\mcu/n16998 ), 
    .FXB(\mcu/n16_adj_842 ), .FXA(\mcu/n13_adj_847 ), .OFX0(\mcu/n16_adj_842 ), 
    .OFX1(\mcu/n17_adj_1611 ));
  mcu_PrioSelect_137_i13_SLICE_364 \mcu/PrioSelect_137_i13/SLICE_364 ( 
    .D1(\mcu/n11_adj_1303 ), .C1(\mcu/Z_N_378_7 ), .B1(n11714), 
    .A1(\mcu/n22258 ), .D0(n16289), .C0(\mcu/n16282 ), .B0(\mcu/n7_adj_473 ), 
    .A0(\mcu/n6_adj_694 ), .M0(\mcu/n16986 ), .OFX0(\mcu/n13_adj_847 ));
  mcu_PrioSelect_105_i16_SLICE_365 \mcu/PrioSelect_105_i16/SLICE_365 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1109 ), .B1(\mcu/n9 ), .A1(n11714), 
    .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_7 ), .B0(\mcu/n10_adj_652 ), 
    .A0(n11714), .M1(\mcu/n16810 ), .M0(\mcu/n16814 ), .FXB(\mcu/n16_adj_879 ), 
    .FXA(\mcu/n13_adj_1654 ), .OFX0(\mcu/n16_adj_879 ), 
    .OFX1(\mcu/n17_adj_1592 ));
  mcu_i119_SLICE_366 \mcu/i119/SLICE_366 ( .D1(\mcu/st_zc_4 ), .C1(\mcu/n30 ), 
    .B1(\mcu/n11804 ), .A1(\mcu/n19961 ), .D0(\mcu/Z_N_377 ), .C0(\mcu/Z ), 
    .B0(instruction_16), .A0(instruction_13), .M0(instruction_17), 
    .OFX0(\mcu/n61 ));
  mcu_PrioSelect_461_i16_SLICE_367 \mcu/PrioSelect_461_i16/SLICE_367 ( 
    .D1(\mcu/n5_adj_732 ), .C1(\mcu/n1116 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1450 ), .C0(\mcu/Z_N_387_0 ), .B0(n7908), 
    .A0(\mcu/n22251 ), .M1(\mcu/n18869 ), .M0(\mcu/n19022 ), 
    .FXB(\mcu/n16_adj_953 ), .FXA(\mcu/n13_adj_1632 ), 
    .OFX0(\mcu/n16_adj_953 ), .OFX1(\mcu/n17_adj_1388 ));
  mcu_PrioSelect_397_i16_SLICE_368 \mcu/PrioSelect_397_i16/SLICE_368 ( 
    .D1(\mcu/n5_adj_713 ), .C1(\mcu/n1116 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1250 ), .C0(\mcu/Z_N_387_0 ), .B0(n16312), 
    .A0(\mcu/n22234 ), .M1(\mcu/n18501 ), .M0(\mcu/n18654 ), 
    .FXB(\mcu/n16_adj_962 ), .FXA(\mcu/n13_adj_1635 ), 
    .OFX0(\mcu/n16_adj_962 ), .OFX1(\mcu/n17_adj_1381 ));
  mcu_PrioSelect_333_i16_SLICE_369 \mcu/PrioSelect_333_i16/SLICE_369 ( 
    .D1(\mcu/n5_adj_1155 ), .C1(\mcu/n1116 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1157 ), .C0(\mcu/Z_N_387_0 ), .B0(n16312), 
    .A0(\mcu/n22251 ), .M1(\mcu/n18133 ), .M0(\mcu/n18286 ), 
    .FXB(\mcu/n16_adj_967 ), .FXA(\mcu/n13_adj_1639 ), 
    .OFX0(\mcu/n16_adj_967 ), .OFX1(\mcu/n17_adj_1374 ));
  mcu_PrioSelect_269_i16_SLICE_370 \mcu/PrioSelect_269_i16/SLICE_370 ( 
    .D1(\mcu/n5_adj_602 ), .C1(\mcu/n1116 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/n10_adj_937 ), .C0(\mcu/Z_N_387_0 ), .B0(n7762), 
    .A0(\mcu/n22234 ), .M1(\mcu/n17765 ), .M0(\mcu/n17918 ), 
    .FXB(\mcu/n16_adj_969 ), .FXA(\mcu/n13_adj_1642 ), 
    .OFX0(\mcu/n16_adj_969 ), .OFX1(\mcu/n17_adj_1369 ));
  mcu_PrioSelect_205_i16_SLICE_371 \mcu/PrioSelect_205_i16/SLICE_371 ( 
    .D1(\mcu/n5_adj_1429 ), .C1(\mcu/n1116 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/n10_adj_1604 ), .C0(\mcu/Z_N_387_0 ), .B0(n7762), 
    .A0(\mcu/n22251 ), .M1(\mcu/n17397 ), .M0(\mcu/n17550 ), 
    .FXB(\mcu/n16_adj_975 ), .FXA(\mcu/n13_adj_1645 ), 
    .OFX0(\mcu/n16_adj_975 ), .OFX1(\mcu/n17_adj_1361 ));
  mcu_PrioSelect_141_i16_SLICE_372 \mcu/PrioSelect_141_i16/SLICE_372 ( 
    .D1(\mcu/n5_adj_1198 ), .C1(\mcu/n1116 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1471 ), .C0(\mcu/Z_N_387_0 ), .B0(n11714), 
    .A0(\mcu/n22234 ), .M1(\mcu/n17029 ), .M0(\mcu/n17182 ), 
    .FXB(\mcu/n16_adj_980 ), .FXA(\mcu/n13_adj_1652 ), 
    .OFX0(\mcu/n16_adj_980 ), .OFX1(\mcu/n17_adj_1613 ));
  mcu_PrioSelect_77_i16_SLICE_373 \mcu/PrioSelect_77_i16/SLICE_373 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1116 ), .B1(\mcu/n5 ), .A1(n11714), 
    .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_0 ), .B0(\mcu/n10_adj_648 ), 
    .A0(n11714), .M1(\mcu/n16662 ), .M0(\mcu/n16814 ), .FXB(\mcu/n16_adj_983 ), 
    .FXA(\mcu/n13_adj_1655 ), .OFX0(\mcu/n16_adj_983 ), 
    .OFX1(\mcu/n17_adj_1513 ));
  mcu_i118_SLICE_374 \mcu/i118/SLICE_374 ( .B1(\mcu/Z_N_377 ), 
    .A1(instruction_12), .B0(\mcu/Z ), .A0(instruction_14), .M1(\mcu/n16618 ), 
    .M0(instruction_16), .FXB(\mcu/n85 ), .FXA(\mcu/n58 ), .OFX0(\mcu/n85 ), 
    .OFX1(\mcu/n64_adj_1492 ));
  mcu_PrioSelect_525_i16_SLICE_375 \mcu/PrioSelect_525_i16/SLICE_375 ( 
    .D1(\mcu/n5_adj_1174 ), .C1(\mcu/n1116 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1177 ), .C0(\mcu/Z_N_387_0 ), .B0(n7908), 
    .A0(\mcu/n22234 ), .M1(\mcu/n19237 ), .M0(\mcu/n19390 ), 
    .FXB(\mcu/n16_adj_986 ), .FXA(\mcu/n13_adj_1626 ), 
    .OFX0(\mcu/n16_adj_986 ), .OFX1(\mcu/n17_adj_1395 ));
  mcu_PrioSelect_493_i16_SLICE_376 \mcu/PrioSelect_493_i16/SLICE_376 ( 
    .D1(\mcu/n5_adj_623 ), .C1(\mcu/n1116 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1525 ), .C0(\mcu/Z_N_387_0 ), .B0(n7908), 
    .A0(\mcu/n22257 ), .M1(\mcu/n19053 ), .M0(\mcu/n19206 ), 
    .FXB(\mcu/n16_adj_988 ), .FXA(\mcu/n13_adj_1629 ), 
    .OFX0(\mcu/n16_adj_988 ), .OFX1(\mcu/n17_adj_1391 ));
  mcu_PrioSelect_429_i16_SLICE_377 \mcu/PrioSelect_429_i16/SLICE_377 ( 
    .D1(\mcu/n5_adj_1248 ), .C1(\mcu/n1116 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1288 ), .C0(\mcu/Z_N_387_0 ), .B0(n16312), 
    .A0(\mcu/n22240 ), .M1(\mcu/n18685 ), .M0(\mcu/n18838 ), 
    .FXB(\mcu/n16_adj_1026 ), .FXA(\mcu/n13_adj_1633 ), 
    .OFX0(\mcu/n16_adj_1026 ), .OFX1(\mcu/n17_adj_1385 ));
  mcu_PrioSelect_365_i16_SLICE_378 \mcu/PrioSelect_365_i16/SLICE_378 ( 
    .D1(\mcu/n5_adj_1206 ), .C1(\mcu/n1116 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/n10_adj_1208 ), .C0(\mcu/Z_N_387_0 ), .B0(n16312), 
    .A0(\mcu/n22257 ), .M1(\mcu/n18317 ), .M0(\mcu/n18321 ), 
    .FXB(\mcu/n16_adj_1084 ), .FXA(\mcu/n13_adj_1637 ), 
    .OFX0(\mcu/n16_adj_1084 ), .OFX1(\mcu/n17_adj_1378 ));
  mcu_PrioSelect_301_i16_SLICE_379 \mcu/PrioSelect_301_i16/SLICE_379 ( 
    .D1(\mcu/n5_adj_1091 ), .C1(\mcu/n1116 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/n10_adj_1107 ), .C0(\mcu/Z_N_387_0 ), .B0(n7762), 
    .A0(\mcu/n22240 ), .M1(\mcu/n17949 ), .M0(\mcu/n18102 ), 
    .FXB(\mcu/n16_adj_1132 ), .FXA(\mcu/n13_adj_1640 ), 
    .OFX0(\mcu/n16_adj_1132 ), .OFX1(\mcu/n17_adj_1372 ));
  mcu_PrioSelect_237_i16_SLICE_380 \mcu/PrioSelect_237_i16/SLICE_380 ( 
    .D1(\mcu/n5_adj_1183 ), .C1(\mcu/n1116 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/n10_adj_733 ), .C0(\mcu/Z_N_387_0 ), .B0(n7762), 
    .A0(\mcu/n22257 ), .M1(\mcu/n17581 ), .M0(\mcu/n17734 ), 
    .FXB(\mcu/n16_adj_1143 ), .FXA(\mcu/n13_adj_1643 ), 
    .OFX0(\mcu/n16_adj_1143 ), .OFX1(\mcu/n17_adj_1367 ));
  mcu_PrioSelect_173_i16_SLICE_381 \mcu/PrioSelect_173_i16/SLICE_381 ( 
    .D1(\mcu/n5_adj_1159 ), .C1(\mcu/n1116 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1548 ), .C0(\mcu/Z_N_387_0 ), .B0(n11714), 
    .A0(\mcu/n22240 ), .M1(\mcu/n17213 ), .M0(\mcu/n17366 ), 
    .FXB(\mcu/n16_adj_1163 ), .FXA(\mcu/n13_adj_1647 ), 
    .OFX0(\mcu/n16_adj_1163 ), .OFX1(\mcu/n17_adj_1648 ));
  mcu_PrioSelect_109_i16_SLICE_382 \mcu/PrioSelect_109_i16/SLICE_382 ( 
    .D1(\mcu/n5_adj_1148 ), .C1(\mcu/n1116 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/n10_adj_1377 ), .C0(\mcu/Z_N_387_0 ), .B0(n11714), 
    .A0(\mcu/n22257 ), .M1(\mcu/n16845 ), .M0(\mcu/n16998 ), 
    .FXB(\mcu/n16_adj_1182 ), .FXA(\mcu/n13_adj_1653 ), 
    .OFX0(\mcu/n16_adj_1182 ), .OFX1(\mcu/n17_adj_1593 ));
  mcu_PrioSelect_557_i16_SLICE_383 \mcu/PrioSelect_557_i16/SLICE_383 ( 
    .D1(\mcu/n5_adj_1612 ), .C1(\mcu/n1116 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1617 ), .C0(\mcu/Z_N_387_0 ), .B0(n7908), 
    .A0(\mcu/n22240 ), .M1(\mcu/n19421 ), .M0(\mcu/n19574 ), 
    .FXB(\mcu/n16_adj_1217 ), .FXA(\mcu/n13_adj_1622 ), 
    .OFX0(\mcu/n16_adj_1217 ), .OFX1(\mcu/n17_adj_1398 ));
  mcu_C_N_340_7__I_0_587_i16_SLICE_384 \mcu/C_N_340_7__I_0_587_i16/SLICE_384 
    ( .D1(\mcu/n4_adj_1602 ), .C1(\mcu/n12_adj_1582 ), .B1(\mcu/n16633 ), 
    .A1(\mcu/n22223 ), .C0(\mcu/n6_adj_1584 ), .B0(\mcu/C_N_342_4 ), 
    .A0(\mcu/s_N_294_4 ), .M0(\mcu/n16636 ), .OFX0(\mcu/n16_adj_843 ));
  mcu_i106_SLICE_385 \mcu/i106/SLICE_385 ( .D1(\mcu/C_N_351_0 ), 
    .C1(\mcu/n1384 ), .B1(instruction_14), .A1(instruction_16), 
    .C0(\mcu/C_N_338_8 ), .B0(instruction_14), .A0(instruction_16), 
    .M0(instruction_15), .OFX0(\mcu/n50 ));
  mcu_PrioSelect_581_i16_SLICE_386 \mcu/PrioSelect_581_i16/SLICE_386 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1119 ));
  mcu_PrioSelect_577_i16_SLICE_387 \mcu/PrioSelect_577_i16/SLICE_387 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1117 ));
  mcu_PrioSelect_549_i16_SLICE_388 \mcu/PrioSelect_549_i16/SLICE_388 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1309 ));
  mcu_PrioSelect_545_i16_SLICE_389 \mcu/PrioSelect_545_i16/SLICE_389 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1307 ));
  mcu_PrioSelect_517_i16_SLICE_390 \mcu/PrioSelect_517_i16/SLICE_390 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1241 ));
  mcu_PrioSelect_513_i16_SLICE_391 \mcu/PrioSelect_513_i16/SLICE_391 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1237 ));
  mcu_PrioSelect_485_i16_SLICE_392 \mcu/PrioSelect_485_i16/SLICE_392 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1426 ));
  mcu_PrioSelect_481_i16_SLICE_393 \mcu/PrioSelect_481_i16/SLICE_393 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1425 ));
  mcu_PrioSelect_453_i16_SLICE_394 \mcu/PrioSelect_453_i16/SLICE_394 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1316 ));
  mcu_PrioSelect_449_i16_SLICE_395 \mcu/PrioSelect_449_i16/SLICE_395 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1315 ));
  mcu_PrioSelect_421_i16_SLICE_396 \mcu/PrioSelect_421_i16/SLICE_396 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1323 ));
  mcu_PrioSelect_417_i16_SLICE_397 \mcu/PrioSelect_417_i16/SLICE_397 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1322 ));
  mcu_PrioSelect_389_i16_SLICE_398 \mcu/PrioSelect_389_i16/SLICE_398 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1329 ));
  mcu_PrioSelect_385_i16_SLICE_399 \mcu/PrioSelect_385_i16/SLICE_399 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1328 ));
  mcu_PrioSelect_357_i16_SLICE_400 \mcu/PrioSelect_357_i16/SLICE_400 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1336 ));
  mcu_PrioSelect_353_i16_SLICE_401 \mcu/PrioSelect_353_i16/SLICE_401 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1335 ));
  mcu_PrioSelect_325_i16_SLICE_402 \mcu/PrioSelect_325_i16/SLICE_402 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1345 ));
  mcu_PrioSelect_321_i16_SLICE_403 \mcu/PrioSelect_321_i16/SLICE_403 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1344 ));
  mcu_PrioSelect_293_i16_SLICE_404 \mcu/PrioSelect_293_i16/SLICE_404 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1357 ));
  mcu_PrioSelect_289_i16_SLICE_405 \mcu/PrioSelect_289_i16/SLICE_405 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1356 ));
  mcu_PrioSelect_261_i16_SLICE_406 \mcu/PrioSelect_261_i16/SLICE_406 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1365 ));
  mcu_PrioSelect_257_i16_SLICE_407 \mcu/PrioSelect_257_i16/SLICE_407 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1364 ));
  mcu_PrioSelect_229_i16_SLICE_408 \mcu/PrioSelect_229_i16/SLICE_408 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1403 ));
  mcu_PrioSelect_225_i16_SLICE_409 \mcu/PrioSelect_225_i16/SLICE_409 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1402 ));
  mcu_PrioSelect_197_i16_SLICE_410 \mcu/PrioSelect_197_i16/SLICE_410 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1494 ));
  mcu_PrioSelect_193_i16_SLICE_411 \mcu/PrioSelect_193_i16/SLICE_411 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1496 ));
  mcu_PrioSelect_165_i16_SLICE_412 \mcu/PrioSelect_165_i16/SLICE_412 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1498 ));
  mcu_PrioSelect_161_i16_SLICE_413 \mcu/PrioSelect_161_i16/SLICE_413 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1499 ));
  mcu_PrioSelect_133_i16_SLICE_414 \mcu/PrioSelect_133_i16/SLICE_414 ( 
    .D1(\mcu/Z_N_367_6 ), .C1(\mcu/n1110 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_6 ), .C0(instruction_6), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1500 ));
  mcu_PrioSelect_129_i16_SLICE_415 \mcu/PrioSelect_129_i16/SLICE_415 ( 
    .D1(\mcu/Z_N_367_5 ), .C1(\mcu/n1111 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_5 ), .C0(instruction_5), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1501 ));
  mcu_PrioSelect_101_i16_SLICE_416 \mcu/PrioSelect_101_i16/SLICE_416 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1110 ), .B1(\mcu/Z_N_367_6 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_6), .B0(\mcu/port_id_7_N_200_6 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1275 ));
  mcu_i18405_SLICE_417 \mcu/i18405/SLICE_417 ( .C1(instruction_15), 
    .B1(instruction_17), .A1(\mcu/n8_adj_695 ), .D0(instruction_15), 
    .C0(instruction_17), .B0(\mcu/n8_adj_695 ), .A0(\mcu/n8_adj_849 ), 
    .M0(instruction_16), .OFX0(\mcu/n11916 ));
  mcu_PrioSelect_97_i16_SLICE_418 \mcu/PrioSelect_97_i16/SLICE_418 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1111 ), .B1(\mcu/Z_N_367_5 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_5), .B0(\mcu/port_id_7_N_200_5 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1274 ));
  mcu_i11646_SLICE_419 \mcu/i11646/SLICE_419 ( .D1(instruction_0), .C1(n206), 
    .B1(\mcu/n103 ), .A1(\mcu/n16122 ), .C0(\mcu/n160 ), .B0(\mcu/n103 ), 
    .A0(\mcu/n16122 ), .M0(\mcu/C ), .OFX0(\mcu/n14802 ));
  mcu_PrioSelect_573_i16_SLICE_420 \mcu/PrioSelect_573_i16/SLICE_420 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1114 ));
  mcu_PrioSelect_569_i16_SLICE_421 \mcu/PrioSelect_569_i16/SLICE_421 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1112 ));
  mcu_PrioSelect_565_i16_SLICE_422 \mcu/PrioSelect_565_i16/SLICE_422 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1108 ));
  mcu_PrioSelect_561_i16_SLICE_423 \mcu/PrioSelect_561_i16/SLICE_423 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7908), 
    .A0(\mcu/n22235 ), .M0(\mcu/n19547 ), .OFX0(\mcu/n16_adj_1103 ));
  mcu_PrioSelect_541_i16_SLICE_424 \mcu/PrioSelect_541_i16/SLICE_424 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1305 ));
  mcu_PrioSelect_537_i16_SLICE_425 \mcu/PrioSelect_537_i16/SLICE_425 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1301 ));
  mcu_PrioSelect_533_i16_SLICE_426 \mcu/PrioSelect_533_i16/SLICE_426 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1299 ));
  mcu_PrioSelect_529_i16_SLICE_427 \mcu/PrioSelect_529_i16/SLICE_427 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7908), 
    .A0(\mcu/n22229 ), .M0(\mcu/n19363 ), .OFX0(\mcu/n16_adj_1297 ));
  mcu_PrioSelect_509_i16_SLICE_428 \mcu/PrioSelect_509_i16/SLICE_428 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1235 ));
  mcu_PrioSelect_505_i16_SLICE_429 \mcu/PrioSelect_505_i16/SLICE_429 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1233 ));
  mcu_PrioSelect_501_i16_SLICE_430 \mcu/PrioSelect_501_i16/SLICE_430 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1229 ));
  mcu_PrioSelect_497_i16_SLICE_431 \mcu/PrioSelect_497_i16/SLICE_431 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7908), 
    .A0(\mcu/n22255 ), .M0(\mcu/n19179 ), .OFX0(\mcu/n16_adj_1228 ));
  mcu_PrioSelect_477_i16_SLICE_432 \mcu/PrioSelect_477_i16/SLICE_432 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1423 ));
  mcu_PrioSelect_473_i16_SLICE_433 \mcu/PrioSelect_473_i16/SLICE_433 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1422 ));
  mcu_PrioSelect_469_i16_SLICE_434 \mcu/PrioSelect_469_i16/SLICE_434 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1421 ));
  mcu_PrioSelect_465_i16_SLICE_435 \mcu/PrioSelect_465_i16/SLICE_435 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22250 ), .A1(n7908), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7908), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18995 ), .OFX0(\mcu/n16_adj_1419 ));
  mcu_PrioSelect_445_i16_SLICE_436 \mcu/PrioSelect_445_i16/SLICE_436 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1314 ));
  mcu_PrioSelect_441_i16_SLICE_437 \mcu/PrioSelect_441_i16/SLICE_437 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1313 ));
  mcu_PrioSelect_437_i16_SLICE_438 \mcu/PrioSelect_437_i16/SLICE_438 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1312 ));
  mcu_PrioSelect_433_i16_SLICE_439 \mcu/PrioSelect_433_i16/SLICE_439 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22238 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n16312), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18811 ), .OFX0(\mcu/n16_adj_1311 ));
  mcu_PrioSelect_413_i16_SLICE_440 \mcu/PrioSelect_413_i16/SLICE_440 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1321 ));
  mcu_PrioSelect_409_i16_SLICE_441 \mcu/PrioSelect_409_i16/SLICE_441 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1320 ));
  mcu_PrioSelect_405_i16_SLICE_442 \mcu/PrioSelect_405_i16/SLICE_442 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1319 ));
  mcu_PrioSelect_401_i16_SLICE_443 \mcu/PrioSelect_401_i16/SLICE_443 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22232 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n16312), 
    .A0(\mcu/n22229 ), .M0(\mcu/n18627 ), .OFX0(\mcu/n16_adj_1318 ));
  mcu_PrioSelect_381_i16_SLICE_444 \mcu/PrioSelect_381_i16/SLICE_444 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1327 ));
  mcu_PrioSelect_377_i16_SLICE_445 \mcu/PrioSelect_377_i16/SLICE_445 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1326 ));
  mcu_PrioSelect_373_i16_SLICE_446 \mcu/PrioSelect_373_i16/SLICE_446 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1325 ));
  mcu_PrioSelect_369_i16_SLICE_447 \mcu/PrioSelect_369_i16/SLICE_447 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22254 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n16312), 
    .A0(\mcu/n22255 ), .M0(\mcu/n18363 ), .OFX0(\mcu/n16_adj_1324 ));
  mcu_PrioSelect_349_i16_SLICE_448 \mcu/PrioSelect_349_i16/SLICE_448 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1334 ));
  mcu_PrioSelect_345_i16_SLICE_449 \mcu/PrioSelect_345_i16/SLICE_449 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1333 ));
  mcu_PrioSelect_341_i16_SLICE_450 \mcu/PrioSelect_341_i16/SLICE_450 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1332 ));
  mcu_PrioSelect_337_i16_SLICE_451 \mcu/PrioSelect_337_i16/SLICE_451 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22250 ), .A1(n16312), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n16312), 
    .A0(\mcu/n22245 ), .M0(\mcu/n18259 ), .OFX0(\mcu/n16_adj_1331 ));
  mcu_PrioSelect_317_i16_SLICE_452 \mcu/PrioSelect_317_i16/SLICE_452 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1341 ));
  mcu_PrioSelect_313_i16_SLICE_453 \mcu/PrioSelect_313_i16/SLICE_453 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1340 ));
  mcu_PrioSelect_309_i16_SLICE_454 \mcu/PrioSelect_309_i16/SLICE_454 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1339 ));
  mcu_PrioSelect_305_i16_SLICE_455 \mcu/PrioSelect_305_i16/SLICE_455 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22238 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7762), 
    .A0(\mcu/n22235 ), .M0(\mcu/n18075 ), .OFX0(\mcu/n16_adj_1338 ));
  mcu_PrioSelect_285_i16_SLICE_456 \mcu/PrioSelect_285_i16/SLICE_456 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1355 ));
  mcu_PrioSelect_281_i16_SLICE_457 \mcu/PrioSelect_281_i16/SLICE_457 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1354 ));
  mcu_PrioSelect_277_i16_SLICE_458 \mcu/PrioSelect_277_i16/SLICE_458 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1348 ));
  mcu_PrioSelect_273_i16_SLICE_459 \mcu/PrioSelect_273_i16/SLICE_459 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22232 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7762), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17891 ), .OFX0(\mcu/n16_adj_1352 ));
  mcu_PrioSelect_253_i16_SLICE_460 \mcu/PrioSelect_253_i16/SLICE_460 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1363 ));
  mcu_PrioSelect_249_i16_SLICE_461 \mcu/PrioSelect_249_i16/SLICE_461 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1362 ));
  mcu_PrioSelect_245_i16_SLICE_462 \mcu/PrioSelect_245_i16/SLICE_462 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1359 ));
  mcu_PrioSelect_241_i16_SLICE_463 \mcu/PrioSelect_241_i16/SLICE_463 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22254 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7762), 
    .A0(\mcu/n22255 ), .M0(\mcu/n17707 ), .OFX0(\mcu/n16_adj_1358 ));
  mcu_PrioSelect_221_i16_SLICE_464 \mcu/PrioSelect_221_i16/SLICE_464 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1401 ));
  mcu_PrioSelect_217_i16_SLICE_465 \mcu/PrioSelect_217_i16/SLICE_465 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1400 ));
  mcu_i18417_SLICE_466 \mcu/i18417/SLICE_466 ( .C1(instruction_15), 
    .B1(instruction_14), .A1(instruction_17), .D0(instruction_13), 
    .C0(instruction_15), .B0(instruction_14), .A0(instruction_17), 
    .M0(instruction_12), .OFX0(\mcu/n22328 ));
  mcu_PrioSelect_213_i16_SLICE_467 \mcu/PrioSelect_213_i16/SLICE_467 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1392 ));
  mcu_PrioSelect_209_i16_SLICE_468 \mcu/PrioSelect_209_i16/SLICE_468 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22250 ), .A1(n7762), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n7762), 
    .A0(\mcu/n22245 ), .M0(\mcu/n17523 ), .OFX0(\mcu/n16_adj_1383 ));
  mcu_i18085_SLICE_469 \mcu/i18085/SLICE_469 ( .D1(instruction_15), 
    .C1(\mcu/n16484 ), .B1(instruction_16), .A1(instruction_12), 
    .D0(instruction_16), .C0(instruction_13), .B0(instruction_14), 
    .A0(instruction_12), .M0(instruction_17), .OFX0(\mcu/n21532 ));
  mcu_PrioSelect_189_i16_SLICE_470 \mcu/PrioSelect_189_i16/SLICE_470 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1539 ));
  mcu_PrioSelect_185_i16_SLICE_471 \mcu/PrioSelect_185_i16/SLICE_471 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1535 ));
  mcu_PrioSelect_181_i16_SLICE_472 \mcu/PrioSelect_181_i16/SLICE_472 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1533 ));
  mcu_PrioSelect_177_i16_SLICE_473 \mcu/PrioSelect_177_i16/SLICE_473 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22238 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n11714), 
    .A0(\mcu/n22235 ), .M0(\mcu/n17339 ), .OFX0(\mcu/n16_adj_1527 ));
  mcu_PrioSelect_157_i16_SLICE_474 \mcu/PrioSelect_157_i16/SLICE_474 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1546 ));
  mcu_PrioSelect_153_i16_SLICE_475 \mcu/PrioSelect_153_i16/SLICE_475 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1544 ));
  mcu_PrioSelect_149_i16_SLICE_476 \mcu/PrioSelect_149_i16/SLICE_476 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1547 ));
  mcu_PrioSelect_145_i16_SLICE_477 \mcu/PrioSelect_145_i16/SLICE_477 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22232 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n11714), 
    .A0(\mcu/n22229 ), .M0(\mcu/n17155 ), .OFX0(\mcu/n16_adj_1550 ));
  mcu_PrioSelect_125_i16_SLICE_478 \mcu/PrioSelect_125_i16/SLICE_478 ( 
    .D1(\mcu/Z_N_367_4 ), .C1(\mcu/n1112 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_4 ), .C0(instruction_4), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1556 ));
  mcu_PrioSelect_121_i16_SLICE_479 \mcu/PrioSelect_121_i16/SLICE_479 ( 
    .D1(\mcu/Z_N_367_3 ), .C1(\mcu/n1113 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_3 ), .C0(instruction_3), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1554 ));
  mcu_PrioSelect_117_i16_SLICE_480 \mcu/PrioSelect_117_i16/SLICE_480 ( 
    .D1(\mcu/Z_N_367_2 ), .C1(\mcu/n1114 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_2 ), .C0(instruction_2), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1552 ));
  mcu_PrioSelect_113_i16_SLICE_481 \mcu/PrioSelect_113_i16/SLICE_481 ( 
    .D1(\mcu/Z_N_367_1 ), .C1(\mcu/n1115 ), .B1(\mcu/n22254 ), .A1(n11714), 
    .D0(\mcu/port_id_7_N_200_1 ), .C0(instruction_1), .B0(n11714), 
    .A0(\mcu/n22255 ), .M0(\mcu/n16971 ), .OFX0(\mcu/n16_adj_1551 ));
  mcu_PrioSelect_93_i16_SLICE_482 \mcu/PrioSelect_93_i16/SLICE_482 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1112 ), .B1(\mcu/Z_N_367_4 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_4), .B0(\mcu/port_id_7_N_200_4 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1273 ));
  mcu_i18415_SLICE_483 \mcu/i18415/SLICE_483 ( .D1(\mcu/n8_adj_849 ), 
    .C1(instruction_17), .B1(instruction_16), .A1(\mcu/n8_adj_695 ), 
    .D0(instruction_17), .C0(instruction_16), .B0(\mcu/n8_adj_695 ), 
    .A0(\mcu/n8050 ), .M0(instruction_15), .OFX0(\mcu/n22325 ));
  mcu_PrioSelect_89_i16_SLICE_484 \mcu/PrioSelect_89_i16/SLICE_484 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1113 ), .B1(\mcu/Z_N_367_3 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_3), .B0(\mcu/port_id_7_N_200_3 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1272 ));
  mcu_PrioSelect_85_i16_SLICE_485 \mcu/PrioSelect_85_i16/SLICE_485 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1114 ), .B1(\mcu/Z_N_367_2 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_2), .B0(\mcu/port_id_7_N_200_2 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1271 ));
  mcu_PrioSelect_81_i16_SLICE_486 \mcu/PrioSelect_81_i16/SLICE_486 ( 
    .D1(\mcu/n22250 ), .C1(\mcu/n1115 ), .B1(\mcu/Z_N_367_1 ), .A1(n11714), 
    .D0(\mcu/n22245 ), .C0(instruction_1), .B0(\mcu/port_id_7_N_200_1 ), 
    .A0(n11714), .M0(\mcu/n16727 ), .OFX0(\mcu/n16_adj_1270 ));
  mcu_i105_SLICE_487 \mcu/i105/SLICE_487 ( .D1(\mcu/n5_adj_861 ), 
    .C1(instruction_14), .B1(instruction_15), .A1(instruction_12), 
    .D0(\mcu/n4_adj_1040 ), .C0(\mcu/n4_adj_1039 ), .B0(\mcu/n21187 ), 
    .A0(\mcu/n24 ), .M0(instruction_17), .OFX0(\mcu/n105 ));
  mcu_i16414_SLICE_488 \mcu/i16414/SLICE_488 ( .C1(\mcu/s_3_3 ), 
    .B1(\mcu/s_2_3 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_3 ), 
    .A0(\mcu/s_0_3 ), .M0(instruction_5), .OFX0(\mcu/n19584 ));
  mcu_i16415_SLICE_489 \mcu/i16415/SLICE_489 ( .C1(\mcu/s_7_3 ), 
    .B1(\mcu/s_6_3 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_3 ), 
    .A0(\mcu/s_4_3 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19585 ), .FXA(\mcu/n19584 ), .OFX0(\mcu/n19585 ), 
    .OFX1(\mcu/n19588 ));
  mcu_i16416_SLICE_490 \mcu/i16416/SLICE_490 ( .C1(\mcu/s_11_3 ), 
    .B1(\mcu/s_10_3 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_3 ), .A0(\mcu/s_8_3 ), .M0(instruction_5), 
    .OFX0(\mcu/n19586 ));
  mcu_i16417_SLICE_491 \mcu/i16417/SLICE_491 ( .C1(\mcu/s_15_3 ), 
    .B1(\mcu/s_14_3 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_3 ), .A0(\mcu/s_12_3 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19587 ), .FXA(\mcu/n19586 ), 
    .OFX0(\mcu/n19587 ), .OFX1(\mcu/n19589 ));
  mcu_i16429_SLICE_492 \mcu/i16429/SLICE_492 ( .C1(\mcu/s_3_4 ), 
    .B1(\mcu/s_2_4 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_4 ), 
    .A0(\mcu/s_0_4 ), .M0(instruction_5), .OFX0(\mcu/n19599 ));
  mcu_i16430_SLICE_493 \mcu/i16430/SLICE_493 ( .C1(\mcu/s_7_4 ), 
    .B1(\mcu/s_6_4 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_4 ), 
    .A0(\mcu/s_4_4 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19600 ), .FXA(\mcu/n19599 ), .OFX0(\mcu/n19600 ), 
    .OFX1(\mcu/n19603 ));
  mcu_i16431_SLICE_494 \mcu/i16431/SLICE_494 ( .C1(\mcu/s_11_4 ), 
    .B1(\mcu/s_10_4 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_4 ), .A0(\mcu/s_8_4 ), .M0(instruction_5), 
    .OFX0(\mcu/n19601 ));
  mcu_i16432_SLICE_495 \mcu/i16432/SLICE_495 ( .C1(\mcu/s_15_4 ), 
    .B1(\mcu/s_14_4 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_4 ), .A0(\mcu/s_12_4 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19602 ), .FXA(\mcu/n19601 ), 
    .OFX0(\mcu/n19602 ), .OFX1(\mcu/n19604 ));
  mcu_i16444_SLICE_496 \mcu/i16444/SLICE_496 ( .C1(\mcu/s_3_2 ), 
    .B1(\mcu/s_2_2 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_2 ), 
    .A0(\mcu/s_0_2 ), .M0(instruction_5), .OFX0(\mcu/n19614 ));
  mcu_i16445_SLICE_497 \mcu/i16445/SLICE_497 ( .C1(\mcu/s_7_2 ), 
    .B1(\mcu/s_6_2 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_2 ), 
    .A0(\mcu/s_4_2 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19615 ), .FXA(\mcu/n19614 ), .OFX0(\mcu/n19615 ), 
    .OFX1(\mcu/n19618 ));
  mcu_i16446_SLICE_498 \mcu/i16446/SLICE_498 ( .C1(\mcu/s_11_2 ), 
    .B1(\mcu/s_10_2 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_2 ), .A0(\mcu/s_8_2 ), .M0(instruction_5), 
    .OFX0(\mcu/n19616 ));
  mcu_i16447_SLICE_499 \mcu/i16447/SLICE_499 ( .C1(\mcu/s_15_2 ), 
    .B1(\mcu/s_14_2 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_2 ), .A0(\mcu/s_12_2 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19617 ), .FXA(\mcu/n19616 ), 
    .OFX0(\mcu/n19617 ), .OFX1(\mcu/n19619 ));
  mcu_PrioSelect_557_i13_SLICE_500 \mcu/PrioSelect_557_i13/SLICE_500 ( 
    .D1(\mcu/n11_adj_1577 ), .C1(\mcu/Z_N_378_0 ), .B1(n7908), 
    .A1(\mcu/n22237 ), .D0(\mcu/n7946 ), .C0(n7942), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_1019 ), .M0(\mcu/n19562 ), .OFX0(\mcu/n13_adj_1622 ));
  mcu_i16459_SLICE_501 \mcu/i16459/SLICE_501 ( .C1(\mcu/s_3_7 ), 
    .B1(\mcu/s_2_7 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_7 ), 
    .A0(\mcu/s_0_7 ), .M0(instruction_5), .OFX0(\mcu/n19629 ));
  mcu_i16460_SLICE_502 \mcu/i16460/SLICE_502 ( .C1(\mcu/s_7_7 ), 
    .B1(\mcu/s_6_7 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_7 ), 
    .A0(\mcu/s_4_7 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19630 ), .FXA(\mcu/n19629 ), .OFX0(\mcu/n19630 ), 
    .OFX1(\mcu/n19633 ));
  mcu_PrioSelect_525_i13_SLICE_503 \mcu/PrioSelect_525_i13/SLICE_503 ( 
    .D1(\mcu/n11_adj_1569 ), .C1(\mcu/Z_N_378_0 ), .B1(n7908), 
    .A1(\mcu/n22231 ), .D0(\mcu/n7945 ), .C0(n7941), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_1015 ), .M0(\mcu/n19378 ), .OFX0(\mcu/n13_adj_1626 ));
  mcu_i16461_SLICE_504 \mcu/i16461/SLICE_504 ( .C1(\mcu/s_11_7 ), 
    .B1(\mcu/s_10_7 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_7 ), .A0(\mcu/s_8_7 ), .M0(instruction_5), 
    .OFX0(\mcu/n19631 ));
  mcu_i16462_SLICE_505 \mcu/i16462/SLICE_505 ( .C1(\mcu/s_15_7 ), 
    .B1(\mcu/s_14_7 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_7 ), .A0(\mcu/s_12_7 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19632 ), .FXA(\mcu/n19631 ), 
    .OFX0(\mcu/n19632 ), .OFX1(\mcu/n19634 ));
  mcu_PrioSelect_493_i13_SLICE_506 \mcu/PrioSelect_493_i13/SLICE_506 ( 
    .D1(\mcu/n11_adj_689 ), .C1(\mcu/Z_N_378_0 ), .B1(n7908), 
    .A1(\mcu/n22258 ), .D0(\mcu/n7944 ), .C0(n7940), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_1011 ), .M0(\mcu/n19194 ), .OFX0(\mcu/n13_adj_1629 ));
  mcu_PrioSelect_489_i13_SLICE_507 \mcu/PrioSelect_489_i13/SLICE_507 ( 
    .D1(\mcu/n11_adj_1411 ), .C1(\mcu/Z_N_378_7 ), .B1(n7908), 
    .A1(\mcu/n22248 ), .D0(n7922), .C0(\mcu/n7926 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_995 ), .M0(\mcu/n19010 ), .OFX0(\mcu/n13_adj_1630 ));
  mcu_i16474_SLICE_508 \mcu/i16474/SLICE_508 ( .C1(\mcu/s_3_5 ), 
    .B1(\mcu/s_2_5 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_5 ), 
    .A0(\mcu/s_0_5 ), .M0(instruction_5), .OFX0(\mcu/n19644 ));
  mcu_PrioSelect_461_i13_SLICE_509 \mcu/PrioSelect_461_i13/SLICE_509 ( 
    .D1(\mcu/n11_adj_1415 ), .C1(\mcu/Z_N_378_0 ), .B1(n7908), 
    .A1(\mcu/n22248 ), .D0(\mcu/n7943 ), .C0(n7939), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_991 ), .M0(\mcu/n19010 ), .OFX0(\mcu/n13_adj_1632 ));
  mcu_i16475_SLICE_510 \mcu/i16475/SLICE_510 ( .C1(\mcu/s_7_5 ), 
    .B1(\mcu/s_6_5 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_5 ), 
    .A0(\mcu/s_4_5 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19645 ), .FXA(\mcu/n19644 ), .OFX0(\mcu/n19645 ), 
    .OFX1(\mcu/n19648 ));
  mcu_i16476_SLICE_511 \mcu/i16476/SLICE_511 ( .C1(\mcu/s_11_5 ), 
    .B1(\mcu/s_10_5 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_5 ), .A0(\mcu/s_8_5 ), .M0(instruction_5), 
    .OFX0(\mcu/n19646 ));
  mcu_i18413_SLICE_512 \mcu/i18413/SLICE_512 ( .D1(instruction_14), 
    .C1(instruction_13), .B1(instruction_12), .A1(instruction_17), 
    .D0(instruction_13), .C0(instruction_12), .B0(instruction_17), 
    .A0(instruction_15), .M0(instruction_16), .OFX0(\mcu/n22322 ));
  mcu_PrioSelect_429_i13_SLICE_513 \mcu/PrioSelect_429_i13/SLICE_513 ( 
    .D1(\mcu/n11_adj_1266 ), .C1(\mcu/Z_N_378_0 ), .B1(n16312), 
    .A1(\mcu/n22237 ), .D0(\mcu/n16349 ), .C0(n16315), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_971 ), .M0(\mcu/n18826 ), .OFX0(\mcu/n13_adj_1633 ));
  mcu_PrioSelect_425_i13_SLICE_514 \mcu/PrioSelect_425_i13/SLICE_514 ( 
    .D1(\mcu/n11_adj_1226 ), .C1(\mcu/Z_N_378_7 ), .B1(n16312), 
    .A1(\mcu/n22231 ), .D0(n16332), .C0(\mcu/n16338 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_958 ), .M0(\mcu/n18642 ), .OFX0(\mcu/n13_adj_1634 ));
  mcu_PrioSelect_397_i13_SLICE_515 \mcu/PrioSelect_397_i13/SLICE_515 ( 
    .D1(\mcu/n11_adj_1227 ), .C1(\mcu/Z_N_378_0 ), .B1(n16312), 
    .A1(\mcu/n22231 ), .D0(\mcu/n16355 ), .C0(n16348), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_949 ), .M0(\mcu/n18642 ), .OFX0(\mcu/n13_adj_1635 ));
  mcu_i16477_SLICE_516 \mcu/i16477/SLICE_516 ( .C1(\mcu/s_15_5 ), 
    .B1(\mcu/s_14_5 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_5 ), .A0(\mcu/s_12_5 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19647 ), .FXA(\mcu/n19646 ), 
    .OFX0(\mcu/n19647 ), .OFX1(\mcu/n19649 ));
  mcu_i16489_SLICE_517 \mcu/i16489/SLICE_517 ( .C1(\mcu/s_3_1 ), 
    .B1(\mcu/s_2_1 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_1 ), 
    .A0(\mcu/s_0_1 ), .M0(instruction_5), .OFX0(\mcu/n19659 ));
  mcu_i16490_SLICE_518 \mcu/i16490/SLICE_518 ( .C1(\mcu/s_7_1 ), 
    .B1(\mcu/s_6_1 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_1 ), 
    .A0(\mcu/s_4_1 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19660 ), .FXA(\mcu/n19659 ), .OFX0(\mcu/n19660 ), 
    .OFX1(\mcu/n19663 ));
  mcu_i16491_SLICE_519 \mcu/i16491/SLICE_519 ( .C1(\mcu/s_11_1 ), 
    .B1(\mcu/s_10_1 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_1 ), .A0(\mcu/s_8_1 ), .M0(instruction_5), 
    .OFX0(\mcu/n19661 ));
  mcu_PrioSelect_365_i13_SLICE_520 \mcu/PrioSelect_365_i13/SLICE_520 ( 
    .D1(\mcu/n11_adj_1195 ), .C1(\mcu/Z_N_378_0 ), .B1(n16312), 
    .A1(\mcu/n22258 ), .D0(\mcu/n16350 ), .C0(n16316), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_947 ), .M0(\mcu/n18306 ), .OFX0(\mcu/n13_adj_1637 ));
  mcu_i16492_SLICE_521 \mcu/i16492/SLICE_521 ( .C1(\mcu/s_15_1 ), 
    .B1(\mcu/s_14_1 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_1 ), .A0(\mcu/s_12_1 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19662 ), .FXA(\mcu/n19661 ), 
    .OFX0(\mcu/n19662 ), .OFX1(\mcu/n19664 ));
  mcu_i16504_SLICE_522 \mcu/i16504/SLICE_522 ( .C1(\mcu/s_3_0 ), 
    .B1(\mcu/s_2_0 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_0 ), 
    .A0(\mcu/s_0_0 ), .M0(instruction_5), .OFX0(\mcu/n19674 ));
  mcu_i16505_SLICE_523 \mcu/i16505/SLICE_523 ( .C1(\mcu/s_7_0 ), 
    .B1(\mcu/s_6_0 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_0 ), 
    .A0(\mcu/s_4_0 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19675 ), .FXA(\mcu/n19674 ), .OFX0(\mcu/n19675 ), 
    .OFX1(\mcu/n19678 ));
  mcu_PrioSelect_361_i13_SLICE_524 \mcu/PrioSelect_361_i13/SLICE_524 ( 
    .D1(\mcu/n11_adj_1144 ), .C1(\mcu/Z_N_378_7 ), .B1(n16312), 
    .A1(\mcu/n22248 ), .D0(n16327), .C0(\mcu/n16341 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_945 ), .M0(\mcu/n18274 ), .OFX0(\mcu/n13_adj_1638 ));
  mcu_i16506_SLICE_525 \mcu/i16506/SLICE_525 ( .C1(\mcu/s_11_0 ), 
    .B1(\mcu/s_10_0 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_0 ), .A0(\mcu/s_8_0 ), .M0(instruction_5), 
    .OFX0(\mcu/n19676 ));
  mcu_i16507_SLICE_526 \mcu/i16507/SLICE_526 ( .C1(\mcu/s_15_0 ), 
    .B1(\mcu/s_14_0 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_0 ), .A0(\mcu/s_12_0 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19677 ), .FXA(\mcu/n19676 ), 
    .OFX0(\mcu/n19677 ), .OFX1(\mcu/n19679 ));
  mcu_i16515_SLICE_527 \mcu/i16515/SLICE_527 ( .C1(\mcu/s_3_2 ), 
    .B1(\mcu/s_2_2 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_2 ), 
    .A0(\mcu/s_0_2 ), .M0(instruction_9), .OFX0(\mcu/n19685 ));
  mcu_PrioSelect_333_i13_SLICE_528 \mcu/PrioSelect_333_i13/SLICE_528 ( 
    .D1(\mcu/n11_adj_1145 ), .C1(\mcu/Z_N_378_0 ), .B1(n16312), 
    .A1(\mcu/n22248 ), .D0(\mcu/n16347 ), .C0(n16351), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_941 ), .M0(\mcu/n18274 ), .OFX0(\mcu/n13_adj_1639 ));
  mcu_i16516_SLICE_529 \mcu/i16516/SLICE_529 ( .C1(\mcu/s_7_2 ), 
    .B1(\mcu/s_6_2 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_2 ), 
    .A0(\mcu/s_4_2 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19686 ), .FXA(\mcu/n19685 ), .OFX0(\mcu/n19686 ), 
    .OFX1(\mcu/n7_adj_481 ));
  mcu_PrioSelect_301_i13_SLICE_530 \mcu/PrioSelect_301_i13/SLICE_530 ( 
    .D1(\mcu/n11_adj_1049 ), .C1(\mcu/Z_N_378_0 ), .B1(n7762), 
    .A1(\mcu/n22237 ), .D0(\mcu/n63 ), .C0(n80), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_938 ), .M0(\mcu/n18090 ), .OFX0(\mcu/n13_adj_1640 ));
  mcu_i16522_SLICE_531 \mcu/i16522/SLICE_531 ( .C1(\mcu/s_3_1 ), 
    .B1(\mcu/s_2_1 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_1 ), 
    .A0(\mcu/s_0_1 ), .M0(instruction_9), .OFX0(\mcu/n19692 ));
  mcu_i16523_SLICE_532 \mcu/i16523/SLICE_532 ( .C1(\mcu/s_7_1 ), 
    .B1(\mcu/s_6_1 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_1 ), 
    .A0(\mcu/s_4_1 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19693 ), .FXA(\mcu/n19692 ), .OFX0(\mcu/n19693 ), 
    .OFX1(\mcu/n7_adj_479 ));
  mcu_PrioSelect_297_i13_SLICE_533 \mcu/PrioSelect_297_i13/SLICE_533 ( 
    .D1(\mcu/n11_adj_828 ), .C1(\mcu/Z_N_378_7 ), .B1(n7762), 
    .A1(\mcu/n22231 ), .D0(n143_adj_1665), .C0(\mcu/n161 ), 
    .B0(\mcu/n7_adj_473 ), .A0(\mcu/n6_adj_935 ), .M0(\mcu/n17906 ), 
    .OFX0(\mcu/n13_adj_1641 ));
  mcu_i16529_SLICE_534 \mcu/i16529/SLICE_534 ( .C1(\mcu/s_3_6 ), 
    .B1(\mcu/s_2_6 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_6 ), 
    .A0(\mcu/s_0_6 ), .M0(instruction_9), .OFX0(\mcu/n19699 ));
  mcu_i16530_SLICE_535 \mcu/i16530/SLICE_535 ( .C1(\mcu/s_7_6 ), 
    .B1(\mcu/s_6_6 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_6 ), 
    .A0(\mcu/s_4_6 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19700 ), .FXA(\mcu/n19699 ), .OFX0(\mcu/n19700 ), 
    .OFX1(\mcu/n7_adj_476 ));
  mcu_PrioSelect_269_i13_SLICE_536 \mcu/PrioSelect_269_i13/SLICE_536 ( 
    .D1(\mcu/n11_adj_834 ), .C1(\mcu/Z_N_378_0 ), .B1(n7762), 
    .A1(\mcu/n22231 ), .D0(\mcu/n64 ), .C0(n81), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_927 ), .M0(\mcu/n17906 ), .OFX0(\mcu/n13_adj_1642 ));
  mcu_i16536_SLICE_537 \mcu/i16536/SLICE_537 ( .C1(\mcu/s_3_7 ), 
    .B1(\mcu/s_2_7 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_7 ), 
    .A0(\mcu/s_0_7 ), .M0(instruction_9), .OFX0(\mcu/n19706 ));
  mcu_i16537_SLICE_538 \mcu/i16537/SLICE_538 ( .C1(\mcu/s_7_7 ), 
    .B1(\mcu/s_6_7 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_7 ), 
    .A0(\mcu/s_4_7 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19707 ), .FXA(\mcu/n19706 ), .OFX0(\mcu/n19707 ), 
    .OFX1(\mcu/n7_adj_473 ));
  mcu_PrioSelect_237_i13_SLICE_539 \mcu/PrioSelect_237_i13/SLICE_539 ( 
    .D1(\mcu/n11_adj_1636 ), .C1(\mcu/Z_N_378_0 ), .B1(n7762), 
    .A1(\mcu/n22258 ), .D0(\mcu/n65 ), .C0(n82), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_922 ), .M0(\mcu/n17722 ), .OFX0(\mcu/n13_adj_1643 ));
  mcu_i16543_SLICE_540 \mcu/i16543/SLICE_540 ( .C1(\mcu/s_3_5 ), 
    .B1(\mcu/s_2_5 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_5 ), 
    .A0(\mcu/s_0_5 ), .M0(instruction_9), .OFX0(\mcu/n19713 ));
  mcu_PrioSelect_233_i13_SLICE_541 \mcu/PrioSelect_233_i13/SLICE_541 ( 
    .D1(\mcu/n11_adj_1583 ), .C1(\mcu/Z_N_378_7 ), .B1(n7762), 
    .A1(\mcu/n22248 ), .D0(n146_adj_1666), .C0(\mcu/n163 ), 
    .B0(\mcu/n7_adj_473 ), .A0(\mcu/n6_adj_914 ), .M0(\mcu/n17538 ), 
    .OFX0(\mcu/n13_adj_1644 ));
  mcu_i16544_SLICE_542 \mcu/i16544/SLICE_542 ( .C1(\mcu/s_7_5 ), 
    .B1(\mcu/s_6_5 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_5 ), 
    .A0(\mcu/s_4_5 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19714 ), .FXA(\mcu/n19713 ), .OFX0(\mcu/n19714 ), 
    .OFX1(\mcu/n7_adj_609 ));
  mcu_PrioSelect_205_i13_SLICE_543 \mcu/PrioSelect_205_i13/SLICE_543 ( 
    .D1(\mcu/n11_adj_1585 ), .C1(\mcu/Z_N_378_0 ), .B1(n7762), 
    .A1(\mcu/n22248 ), .D0(\mcu/n66_adj_789 ), .C0(n83), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_901 ), .M0(\mcu/n17538 ), .OFX0(\mcu/n13_adj_1645 ));
  mcu_i16550_SLICE_544 \mcu/i16550/SLICE_544 ( .C1(\mcu/s_3_4 ), 
    .B1(\mcu/s_2_4 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_4 ), 
    .A0(\mcu/s_0_4 ), .M0(instruction_9), .OFX0(\mcu/n19720 ));
  mcu_PrioSelect_173_i13_SLICE_545 \mcu/PrioSelect_173_i13/SLICE_545 ( 
    .D1(\mcu/n11_adj_693 ), .C1(\mcu/Z_N_378_0 ), .B1(n11714), 
    .A1(\mcu/n22237 ), .D0(\mcu/n16258 ), .C0(n16276), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_891 ), .M0(\mcu/n17354 ), .OFX0(\mcu/n13_adj_1647 ));
  mcu_i16551_SLICE_546 \mcu/i16551/SLICE_546 ( .C1(\mcu/s_7_4 ), 
    .B1(\mcu/s_6_4 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_4 ), 
    .A0(\mcu/s_4_4 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19721 ), .FXA(\mcu/n19720 ), .OFX0(\mcu/n19721 ), 
    .OFX1(\mcu/n7_adj_462 ));
  mcu_i16557_SLICE_547 \mcu/i16557/SLICE_547 ( .C1(\mcu/s_3_3 ), 
    .B1(\mcu/s_2_3 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_3 ), 
    .A0(\mcu/s_0_3 ), .M0(instruction_9), .OFX0(\mcu/n19727 ));
  mcu_i16558_SLICE_548 \mcu/i16558/SLICE_548 ( .C1(\mcu/s_7_3 ), 
    .B1(\mcu/s_6_3 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_3 ), 
    .A0(\mcu/s_4_3 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19728 ), .FXA(\mcu/n19727 ), .OFX0(\mcu/n19728 ), 
    .OFX1(\mcu/n7 ));
  mcu_i16564_SLICE_549 \mcu/i16564/SLICE_549 ( .C1(\mcu/s_3_0 ), 
    .B1(\mcu/s_2_0 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_1_0 ), 
    .A0(\mcu/s_0_0 ), .M0(instruction_9), .OFX0(\mcu/n19734 ));
  mcu_PrioSelect_169_i13_SLICE_550 \mcu/PrioSelect_169_i13/SLICE_550 ( 
    .D1(\mcu/n11_adj_1431 ), .C1(\mcu/Z_N_378_7 ), .B1(n11714), 
    .A1(\mcu/n22231 ), .D0(n16285), .C0(\mcu/n16269 ), .B0(\mcu/n7_adj_473 ), 
    .A0(\mcu/n6_adj_884 ), .M0(\mcu/n17170 ), .OFX0(\mcu/n13_adj_1650 ));
  mcu_i16565_SLICE_551 \mcu/i16565/SLICE_551 ( .C1(\mcu/s_7_0 ), 
    .B1(\mcu/s_6_0 ), .A1(instruction_8), .C0(instruction_8), .B0(\mcu/s_5_0 ), 
    .A0(\mcu/s_4_0 ), .M1(instruction_10), .M0(instruction_9), 
    .FXB(\mcu/n19735 ), .FXA(\mcu/n19734 ), .OFX0(\mcu/n19735 ), 
    .OFX1(\mcu/n7_adj_500 ));
  mcu_i16569_SLICE_552 \mcu/i16569/SLICE_552 ( .C1(\mcu/s_15_2 ), 
    .B1(\mcu/s_14_2 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_2 ), .A0(\mcu/s_12_2 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_736 ));
  mcu_PrioSelect_141_i13_SLICE_553 \mcu/PrioSelect_141_i13/SLICE_553 ( 
    .D1(\mcu/n11_adj_1432 ), .C1(\mcu/Z_N_378_0 ), .B1(n11714), 
    .A1(\mcu/n22231 ), .D0(\mcu/n16244 ), .C0(n16260), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_880 ), .M0(\mcu/n17170 ), .OFX0(\mcu/n13_adj_1652 ));
  mcu_i16572_SLICE_554 \mcu/i16572/SLICE_554 ( .C1(\mcu/s_11_2 ), 
    .B1(\mcu/s_10_2 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_2 ), .A0(\mcu/s_8_2 ), .M0(instruction_9), 
    .OFX0(\mcu/n19742 ));
  mcu_i16575_SLICE_555 \mcu/i16575/SLICE_555 ( .C1(\mcu/s_15_1 ), 
    .B1(\mcu/s_14_1 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_1 ), .A0(\mcu/s_12_1 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_731 ));
  mcu_i18411_SLICE_556 \mcu/i18411/SLICE_556 ( .D1(\mcu/C ), 
    .C1(instruction_14), .B1(instruction_16), .A1(instruction_13), 
    .D0(instruction_14), .C0(instruction_16), .B0(instruction_13), 
    .A0(\mcu/Z ), .M0(instruction_15), .OFX0(\mcu/n22319 ));
  mcu_PrioSelect_109_i13_SLICE_557 \mcu/PrioSelect_109_i13/SLICE_557 ( 
    .D1(\mcu/n11_adj_1304 ), .C1(\mcu/Z_N_378_0 ), .B1(n11714), 
    .A1(\mcu/n22258 ), .D0(\mcu/n16259 ), .C0(n16277), .B0(\mcu/C ), 
    .A0(\mcu/n2_adj_855 ), .M0(\mcu/n16986 ), .OFX0(\mcu/n13_adj_1653 ));
  mcu_i16578_SLICE_558 \mcu/i16578/SLICE_558 ( .C1(\mcu/s_11_1 ), 
    .B1(\mcu/s_10_1 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_1 ), .A0(\mcu/s_8_1 ), .M0(instruction_9), 
    .OFX0(\mcu/n19748 ));
  mcu_i16581_SLICE_559 \mcu/i16581/SLICE_559 ( .C1(\mcu/s_15_7 ), 
    .B1(\mcu/s_14_7 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_7 ), .A0(\mcu/s_12_7 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_748 ));
  mcu_i16584_SLICE_560 \mcu/i16584/SLICE_560 ( .C1(\mcu/s_11_7 ), 
    .B1(\mcu/s_10_7 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_7 ), .A0(\mcu/s_8_7 ), .M0(instruction_9), 
    .OFX0(\mcu/n19754 ));
  mcu_PrioSelect_105_i13_SLICE_561 \mcu/PrioSelect_105_i13/SLICE_561 ( 
    .D1(\mcu/n22248 ), .C1(\mcu/Z_N_378_7 ), .B1(\mcu/n11_adj_1218 ), 
    .A1(n11714), .D0(n16284), .C0(\mcu/n16268 ), .B0(\mcu/n7_adj_473 ), 
    .A0(\mcu/n6_adj_852 ), .M0(\mcu/n16802 ), .OFX0(\mcu/n13_adj_1654 ));
  mcu_i16587_SLICE_562 \mcu/i16587/SLICE_562 ( .C1(\mcu/s_15_6 ), 
    .B1(\mcu/s_14_6 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_6 ), .A0(\mcu/s_12_6 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_515 ));
  mcu_i16590_SLICE_563 \mcu/i16590/SLICE_563 ( .C1(\mcu/s_11_6 ), 
    .B1(\mcu/s_10_6 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_6 ), .A0(\mcu/s_8_6 ), .M0(instruction_9), 
    .OFX0(\mcu/n19760 ));
  mcu_i16593_SLICE_564 \mcu/i16593/SLICE_564 ( .C1(\mcu/s_15_5 ), 
    .B1(\mcu/s_14_5 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_5 ), .A0(\mcu/s_12_5 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_744 ));
  mcu_i16596_SLICE_565 \mcu/i16596/SLICE_565 ( .C1(\mcu/s_11_5 ), 
    .B1(\mcu/s_10_5 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_5 ), .A0(\mcu/s_8_5 ), .M0(instruction_9), 
    .OFX0(\mcu/n19766 ));
  mcu_PrioSelect_77_i13_SLICE_566 \mcu/PrioSelect_77_i13/SLICE_566 ( 
    .D1(\mcu/n22248 ), .C1(\mcu/Z_N_378_0 ), .B1(\mcu/n11_adj_1219 ), 
    .A1(n11714), .D0(\mcu/n16252 ), .C0(n16261), .B0(\mcu/C ), .A0(\mcu/n2 ), 
    .M0(\mcu/n16802 ), .OFX0(\mcu/n13_adj_1655 ));
  mcu_i16599_SLICE_567 \mcu/i16599/SLICE_567 ( .C1(\mcu/s_15_4 ), 
    .B1(\mcu/s_14_4 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_4 ), .A0(\mcu/s_12_4 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_516 ));
  mcu_i120_SLICE_568 \mcu/i120/SLICE_568 ( .D1(\mcu/n7628 ), .C1(\mcu/n21796 ), 
    .B1(\mcu/Z ), .A1(instruction_12), .D0(\mcu/Z_N_367_2 ), .C0(\mcu/n16524 ), 
    .B0(\mcu/n16_adj_848 ), .A0(\mcu/Z_N_367_6 ), .M0(instruction_14), 
    .OFX0(\mcu/n58 ));
  mcu_i16608_SLICE_569 \mcu/i16608/SLICE_569 ( .C1(\mcu/s_3_6 ), 
    .B1(\mcu/s_2_6 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_1_6 ), 
    .A0(\mcu/s_0_6 ), .M0(instruction_5), .OFX0(\mcu/n19778 ));
  mcu_i16609_SLICE_570 \mcu/i16609/SLICE_570 ( .C1(\mcu/s_7_6 ), 
    .B1(\mcu/s_6_6 ), .A1(instruction_4), .C0(instruction_4), .B0(\mcu/s_5_6 ), 
    .A0(\mcu/s_4_6 ), .M1(instruction_6), .M0(instruction_5), 
    .FXB(\mcu/n19779 ), .FXA(\mcu/n19778 ), .OFX0(\mcu/n19779 ), 
    .OFX1(\mcu/n19782 ));
  mcu_i16610_SLICE_571 \mcu/i16610/SLICE_571 ( .C1(\mcu/s_11_6 ), 
    .B1(\mcu/s_10_6 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_9_6 ), .A0(\mcu/s_8_6 ), .M0(instruction_5), 
    .OFX0(\mcu/n19780 ));
  mcu_i16611_SLICE_572 \mcu/i16611/SLICE_572 ( .C1(\mcu/s_15_6 ), 
    .B1(\mcu/s_14_6 ), .A1(instruction_4), .C0(instruction_4), 
    .B0(\mcu/s_13_6 ), .A0(\mcu/s_12_6 ), .M1(instruction_6), 
    .M0(instruction_5), .FXB(\mcu/n19781 ), .FXA(\mcu/n19780 ), 
    .OFX0(\mcu/n19781 ), .OFX1(\mcu/n19783 ));
  mcu_i16617_SLICE_573 \mcu/i16617/SLICE_573 ( .C1(\mcu/s_11_4 ), 
    .B1(\mcu/s_10_4 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_4 ), .A0(\mcu/s_8_4 ), .M0(instruction_9), 
    .OFX0(\mcu/n19787 ));
  mcu_i109_SLICE_574 \mcu/i109/SLICE_574 ( .D1(\mcu/C_N_342_8 ), 
    .C1(\mcu/n13_adj_844 ), .B1(\mcu/n16_adj_843 ), .A1(\mcu/n16389 ), 
    .D0(instruction_12), .C0(instruction_14), .B0(instruction_15), 
    .A0(\mcu/n14802 ), .M0(instruction_13), .OFX0(\mcu/n53 ));
  mcu_i16620_SLICE_575 \mcu/i16620/SLICE_575 ( .C1(\mcu/s_15_3 ), 
    .B1(\mcu/s_14_3 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_3 ), .A0(\mcu/s_12_3 ), .M0(instruction_9), 
    .OFX0(\mcu/n13_adj_739 ));
  mcu_i16623_SLICE_576 \mcu/i16623/SLICE_576 ( .C1(\mcu/s_11_3 ), 
    .B1(\mcu/s_10_3 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_3 ), .A0(\mcu/s_8_3 ), .M0(instruction_9), 
    .OFX0(\mcu/n19793 ));
  mcu_i16626_SLICE_577 \mcu/i16626/SLICE_577 ( .C1(\mcu/s_11_0 ), 
    .B1(\mcu/s_10_0 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_9_0 ), .A0(\mcu/s_8_0 ), .M0(instruction_9), 
    .OFX0(\mcu/n19796 ));
  mcu_i16629_SLICE_578 \mcu/i16629/SLICE_578 ( .C1(\mcu/s_15_0 ), 
    .B1(\mcu/s_14_0 ), .A1(instruction_8), .C0(instruction_8), 
    .B0(\mcu/s_13_0 ), .A0(\mcu/s_12_0 ), .M0(instruction_9), 
    .OFX0(\mcu/n5_adj_737 ));
  mcu_PrioSelect_585_i16_SLICE_579 \mcu/PrioSelect_585_i16/SLICE_579 ( 
    .D1(\mcu/n9_adj_1466 ), .C1(\mcu/n1109 ), .B1(\mcu/n22238 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1656 ), .C0(\mcu/Z_N_387_7 ), .B0(n7908), 
    .A0(\mcu/n22240 ), .M1(\mcu/n19570 ), .M0(\mcu/n19574 ), 
    .FXB(\mcu/n16_adj_1620 ), .FXA(\mcu/n13_adj_1619 ), 
    .OFX0(\mcu/n16_adj_1620 ), .OFX1(\mcu/n17_adj_1399 ));
  mcu_PrioSelect_585_i13_SLICE_580 \mcu/PrioSelect_585_i13/SLICE_580 ( 
    .D1(\mcu/n11_adj_1579 ), .C1(\mcu/Z_N_378_7 ), .B1(n7908), 
    .A1(\mcu/n22237 ), .D0(n7919), .C0(\mcu/n7923 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_838 ), .M0(\mcu/n19562 ), .OFX0(\mcu/n13_adj_1619 ));
  mcu_PrioSelect_553_i16_SLICE_581 \mcu/PrioSelect_553_i16/SLICE_581 ( 
    .D1(\mcu/n9_adj_1175 ), .C1(\mcu/n1109 ), .B1(\mcu/n22232 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1197 ), .C0(\mcu/Z_N_387_7 ), .B0(n7908), 
    .A0(\mcu/n22234 ), .M1(\mcu/n19386 ), .M0(\mcu/n19390 ), 
    .FXB(\mcu/n16_adj_1624 ), .FXA(\mcu/n13_adj_1623 ), 
    .OFX0(\mcu/n16_adj_1624 ), .OFX1(\mcu/n17_adj_1397 ));
  mcu_PrioSelect_553_i13_SLICE_582 \mcu/PrioSelect_553_i13/SLICE_582 ( 
    .D1(\mcu/n11_adj_1571 ), .C1(\mcu/Z_N_378_7 ), .B1(n7908), 
    .A1(\mcu/n22231 ), .D0(n7920), .C0(\mcu/n7924 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_781 ), .M0(\mcu/n19378 ), .OFX0(\mcu/n13_adj_1623 ));
  mcu_PrioSelect_521_i16_SLICE_583 \mcu/PrioSelect_521_i16/SLICE_583 ( 
    .D1(\mcu/n9_adj_631 ), .C1(\mcu/n1109 ), .B1(\mcu/n22254 ), .A1(n7908), 
    .D0(\mcu/n10_adj_1541 ), .C0(\mcu/Z_N_387_7 ), .B0(n7908), 
    .A0(\mcu/n22257 ), .M1(\mcu/n19202 ), .M0(\mcu/n19206 ), 
    .FXB(\mcu/n16_adj_1628 ), .FXA(\mcu/n13_adj_1627 ), 
    .OFX0(\mcu/n16_adj_1628 ), .OFX1(\mcu/n17_adj_1393 ));
  mcu_PrioSelect_521_i13_SLICE_584 \mcu/PrioSelect_521_i13/SLICE_584 ( 
    .D1(\mcu/n11_adj_692 ), .C1(\mcu/Z_N_378_7 ), .B1(n7908), 
    .A1(\mcu/n22258 ), .D0(n7921), .C0(\mcu/n7925 ), .B0(\mcu/n14_adj_711 ), 
    .A0(\mcu/n6_adj_721 ), .M0(\mcu/n19194 ), .OFX0(\mcu/n13_adj_1627 ));
  mcu_i16758_SLICE_585 \mcu/i16758/SLICE_585 ( .C1(\mcu/stack_zc_19_1 ), 
    .B1(\mcu/stack_zc_18_1 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_17_1 ), .A0(\mcu/stack_zc_16_1 ), .M0(\mcu/st_zc_1 ), 
    .OFX0(\mcu/n19928 ));
  mcu_i16761_SLICE_586 \mcu/i16761/SLICE_586 ( .C1(\mcu/stack_zc_d0_19_0 ), 
    .B1(\mcu/stack_zc_d0_18_0 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_d0_17_0 ), .A0(\mcu/stack_zc_d0_16_0 ), 
    .M0(\mcu/st_zc_1 ), .OFX0(\mcu/n19931 ));
  mcu_i16770_SLICE_587 \mcu/i16770/SLICE_587 ( .C1(\mcu/stack_zc_d0_3_0 ), 
    .B1(\mcu/stack_zc_d0_2_0 ), .A1(\mcu/st_zc_0 ), .B0(\mcu/st_zc_0 ), 
    .A0(\mcu/stack_zc_d0_1_0 ), .M0(\mcu/st_zc_1 ), .OFX0(\mcu/n19940 ));
  mcu_i16771_SLICE_588 \mcu/i16771/SLICE_588 ( .C1(\mcu/stack_zc_d0_7_0 ), 
    .B1(\mcu/stack_zc_d0_6_0 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_d0_5_0 ), .A0(\mcu/stack_zc_d0_4_0 ), .M1(\mcu/st_zc_2 ), 
    .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19941 ), .FXA(\mcu/n19940 ), 
    .OFX0(\mcu/n19941 ), .OFX1(\mcu/n19944 ));
  mcu_i16772_SLICE_589 \mcu/i16772/SLICE_589 ( .C1(\mcu/stack_zc_d0_11_0 ), 
    .B1(\mcu/stack_zc_d0_10_0 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_d0_9_0 ), .A0(\mcu/stack_zc_d0_8_0 ), .M1(\mcu/st_zc_3 ), 
    .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19945 ), .FXA(\mcu/n19944 ), 
    .OFX0(\mcu/n19942 ), .OFX1(\mcu/n19946 ));
  mcu_i16773_SLICE_590 \mcu/i16773/SLICE_590 ( .C1(\mcu/stack_zc_d0_15_0 ), 
    .B1(\mcu/stack_zc_d0_14_0 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_d0_13_0 ), .A0(\mcu/stack_zc_d0_12_0 ), 
    .M1(\mcu/st_zc_2 ), .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19943 ), 
    .FXA(\mcu/n19942 ), .OFX0(\mcu/n19943 ), .OFX1(\mcu/n19945 ));
  mcu_i16785_SLICE_591 \mcu/i16785/SLICE_591 ( .C1(\mcu/stack_zc_3_1 ), 
    .B1(\mcu/stack_zc_2_1 ), .A1(\mcu/st_zc_0 ), .B0(\mcu/st_zc_0 ), 
    .A0(\mcu/stack_zc_1_1 ), .M0(\mcu/st_zc_1 ), .OFX0(\mcu/n19955 ));
  mcu_i16786_SLICE_592 \mcu/i16786/SLICE_592 ( .C1(\mcu/stack_zc_7_1 ), 
    .B1(\mcu/stack_zc_6_1 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_5_1 ), .A0(\mcu/stack_zc_4_1 ), .M1(\mcu/st_zc_2 ), 
    .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19956 ), .FXA(\mcu/n19955 ), 
    .OFX0(\mcu/n19956 ), .OFX1(\mcu/n19959 ));
  mcu_i16787_SLICE_593 \mcu/i16787/SLICE_593 ( .C1(\mcu/stack_zc_11_1 ), 
    .B1(\mcu/stack_zc_10_1 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_9_1 ), .A0(\mcu/stack_zc_8_1 ), .M1(\mcu/st_zc_3 ), 
    .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19960 ), .FXA(\mcu/n19959 ), 
    .OFX0(\mcu/n19957 ), .OFX1(\mcu/n19961 ));
  mcu_i16788_SLICE_594 \mcu/i16788/SLICE_594 ( .C1(\mcu/stack_zc_15_1 ), 
    .B1(\mcu/stack_zc_14_1 ), .A1(\mcu/st_zc_0 ), .C0(\mcu/st_zc_0 ), 
    .B0(\mcu/stack_zc_13_1 ), .A0(\mcu/stack_zc_12_1 ), .M1(\mcu/st_zc_2 ), 
    .M0(\mcu/st_zc_1 ), .FXB(\mcu/n19958 ), .FXA(\mcu/n19957 ), 
    .OFX0(\mcu/n19958 ), .OFX1(\mcu/n19960 ));
  mcu_SLICE_595 \mcu/SLICE_595 ( .C1(\mcu/clk_in_c_enable_109 ), .B1(rst_n_in), 
    .A1(\mcu/jp ), .B0(instruction_9), .A0(instruction_8), .F0(n11778), 
    .F1(\mcu/clk_in_c_enable_174 ));
  mcu_SLICE_596 \mcu/SLICE_596 ( .D1(\mcu/n8_adj_695 ), .C1(n16392), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .D0(\mcu/n8_adj_708 ), .C0(\mcu/n10_adj_586 ), .B0(n16392), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22229 ), .F1(\mcu/n22232 ));
  mcu_SLICE_597 \mcu/SLICE_597 ( .D1(\mcu/n8_adj_695 ), .C1(n7876), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .D0(\mcu/n8_adj_708 ), .C0(\mcu/n10_adj_586 ), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22235 ), .F1(\mcu/n22238 ));
  mcu_SLICE_598 \mcu/SLICE_598 ( .D1(\mcu/n8_adj_695 ), .C1(n11778), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .D0(\mcu/n8_adj_708 ), .C0(\mcu/n10_adj_586 ), .B0(n11778), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22245 ), .F1(\mcu/n22250 ));
  mcu_SLICE_599 \mcu/SLICE_599 ( .D1(\mcu/n8_adj_695 ), .C1(n7726), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .D0(\mcu/n8_adj_708 ), .C0(\mcu/n10_adj_586 ), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22255 ), .F1(\mcu/n22254 ));
  mcu_SLICE_600 \mcu/SLICE_600 ( .B1(instruction_8), .A1(instruction_9), 
    .D0(\mcu/n22268 ), .C0(n7762), .B0(n16392), .A0(\mcu/n22267 ), 
    .F0(\mcu/n22089 ), .F1(n16392));
  mcu_SLICE_601 \mcu/SLICE_601 ( .D1(\mcu/n22281 ), .C1(\mcu/n20170 ), 
    .B1(\mcu/n22276 ), .A1(\mcu/n8050 ), .D0(instruction_9), 
    .C0(instruction_8), .B0(instruction_11), .A0(instruction_10), 
    .F0(\mcu/n22281 ), .F1(\mcu/n19545 ));
  mcu_SLICE_602 \mcu/SLICE_602 ( .D1(\mcu/n22263 ), .C1(n7908), .B1(n16392), 
    .A1(\mcu/n22264 ), .B0(instruction_11), .A0(instruction_10), .F0(n7908), 
    .F1(\mcu/n19363 ));
  mcu_SLICE_603 \mcu/SLICE_603 ( .D1(\mcu/n8050 ), .C1(n11714), .B1(n11778), 
    .A1(\mcu/n22276 ), .B0(\mcu/n20152 ), .A0(\mcu/n9164 ), .F0(\mcu/n16685 ), 
    .F1(\mcu/n9164 ));
  mcu_SLICE_604 \mcu/SLICE_604 ( .D1(\mcu/n16375 ), .C1(\mcu/n20268 ), 
    .B1(\mcu/n22276 ), .A1(\mcu/n8050 ), .D0(instruction_9), 
    .C0(instruction_8), .B0(instruction_11), .A0(instruction_10), 
    .F0(\mcu/n16375 ), .F1(\mcu/n19177 ));
  mcu_SLICE_605 \mcu/SLICE_605 ( .D1(n7726), .C1(\mcu/n20317 ), 
    .B1(\mcu/n22266 ), .A1(n11714), .B0(instruction_9), .A0(instruction_8), 
    .F0(n7726), .F1(\mcu/n16969 ));
  mcu_SLICE_606 \mcu/SLICE_606 ( .B1(instruction_10), .A1(instruction_11), 
    .D0(\mcu/n22263 ), .C0(n11714), .B0(n7876), .A0(\mcu/n22264 ), 
    .F0(\mcu/n17339 ), .F1(n11714));
  mcu_SLICE_607 \mcu/SLICE_607 ( .B1(instruction_11), .A1(instruction_10), 
    .D0(\mcu/n22263 ), .C0(n7762), .B0(n7876), .A0(\mcu/n22264 ), 
    .F0(\mcu/n18075 ), .F1(n7762));
  mcu_SLICE_608 \mcu/SLICE_608 ( .B1(instruction_10), .A1(instruction_11), 
    .D0(\mcu/n22263 ), .C0(n16312), .B0(n7876), .A0(\mcu/n22264 ), 
    .F0(\mcu/n18811 ), .F1(n16312));
  mcu_SLICE_609 \mcu/SLICE_609 ( .B1(instruction_9), .A1(instruction_8), 
    .D0(\mcu/n22268 ), .C0(n11714), .B0(n7876), .A0(\mcu/n22267 ), 
    .F0(\mcu/n22086 ), .F1(n7876));
  mcu_SLICE_610 \mcu/SLICE_610 ( .D1(\mcu/n22117 ), .C1(n7908), .B1(n7876), 
    .A1(n2075), .D0(\mcu/n160 ), .C0(n16417), .B0(n7876), .A0(n7908), 
    .F0(\mcu/n22117 ), .F1(\mcu/n19394 ));
  mcu_SLICE_611 \mcu/SLICE_611 ( .D1(\mcu/n13_adj_520 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7762), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7762), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_520 ), 
    .F1(\mcu/n14_adj_700 ));
  mcu_SLICE_612 \mcu/SLICE_612 ( .D1(\mcu/Z_N_378_2 ), .C1(\mcu/n709 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_2 ), 
    .B0(\mcu/n13_adj_531 ), .A0(n11714), .F0(\mcu/n14_adj_532 ), 
    .F1(\mcu/n13_adj_531 ));
  mcu_SLICE_613 \mcu/SLICE_613 ( .D1(\mcu/n22248 ), .C1(\mcu/n22129 ), 
    .B1(\mcu/n22128 ), .A1(n11714), .D0(\mcu/n10_adj_586 ), .C0(\mcu/n22277 ), 
    .B0(n11778), .A0(n11714), .F0(\mcu/n22129 ), .F1(\mcu/n16701 ));
  mcu_SLICE_614 \mcu/SLICE_614 ( .D1(\mcu/Z_N_378_3 ), .C1(\mcu/n708 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_3 ), 
    .B0(\mcu/n13_adj_625 ), .A0(n11714), .F0(\mcu/n14_adj_626 ), 
    .F1(\mcu/n13_adj_625 ));
  mcu_SLICE_615 \mcu/SLICE_615 ( .D1(\mcu/Z_N_378_4 ), .C1(\mcu/n707 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_4 ), 
    .B0(\mcu/n13_adj_655 ), .A0(n11714), .F0(\mcu/n14_adj_656 ), 
    .F1(\mcu/n13_adj_655 ));
  mcu_SLICE_616 \mcu/SLICE_616 ( .D1(\mcu/Z_N_378_1 ), .C1(\mcu/n710 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_1 ), 
    .B0(\mcu/n13_adj_657 ), .A0(n11714), .F0(\mcu/n14_adj_658 ), 
    .F1(\mcu/n13_adj_657 ));
  mcu_SLICE_617 \mcu/SLICE_617 ( .D1(\mcu/Z_N_378_5 ), .C1(\mcu/n706 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_5 ), 
    .B0(\mcu/n13_adj_659 ), .A0(n11714), .F0(\mcu/n14_adj_660 ), 
    .F1(\mcu/n13_adj_659 ));
  mcu_SLICE_618 \mcu/SLICE_618 ( .D1(\mcu/Z_N_378_6 ), .C1(\mcu/n705 ), 
    .B1(n11714), .A1(\mcu/n22252 ), .D0(\mcu/n22251 ), .C0(\mcu/Z_N_387_6 ), 
    .B0(\mcu/n13_adj_661 ), .A0(n11714), .F0(\mcu/n14_adj_662 ), 
    .F1(\mcu/n13_adj_661 ));
  mcu_SLICE_619 \mcu/SLICE_619 ( .C1(\mcu/st_zc_2 ), .B1(\mcu/st_zc_0 ), 
    .A1(\mcu/st_zc_1 ), .D0(\mcu/n22307 ), .C0(\mcu/n7746 ), .B0(\mcu/n22284 ), 
    .A0(\mcu/st_zc_1 ), .F0(\mcu/clk_in_c_enable_138 ), .F1(\mcu/n22307 ));
  mcu_SLICE_620 \mcu/SLICE_620 ( .D1(\mcu/n13_adj_696 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7762), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7762), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_696 ), 
    .F1(\mcu/n14_adj_697 ));
  mcu_SLICE_621 \mcu/SLICE_621 ( .D1(\mcu/Z_N_378_3 ), .C1(\mcu/n708 ), 
    .B1(n7762), .A1(\mcu/n22259 ), .D0(\mcu/n13_adj_703 ), 
    .C0(\mcu/Z_N_387_3 ), .B0(n7762), .A0(\mcu/n22257 ), 
    .F0(\mcu/n14_adj_704 ), .F1(\mcu/n13_adj_703 ));
  mcu_SLICE_622 \mcu/SLICE_622 ( .D1(\mcu/Z_N_378_4 ), .C1(\mcu/n707 ), 
    .B1(n7762), .A1(\mcu/n22259 ), .D0(\mcu/n13_adj_714 ), 
    .C0(\mcu/Z_N_387_4 ), .B0(n7762), .A0(\mcu/n22257 ), 
    .F0(\mcu/n14_adj_715 ), .F1(\mcu/n13_adj_714 ));
  mcu_SLICE_623 \mcu/SLICE_623 ( .D1(\mcu/Z_N_378_5 ), .C1(\mcu/n706 ), 
    .B1(n7762), .A1(\mcu/n22259 ), .D0(\mcu/n13_adj_717 ), 
    .C0(\mcu/Z_N_387_5 ), .B0(n7762), .A0(\mcu/n22257 ), 
    .F0(\mcu/n14_adj_718 ), .F1(\mcu/n13_adj_717 ));
  mcu_SLICE_624 \mcu/SLICE_624 ( .D1(\mcu/Z_N_378_6 ), .C1(\mcu/n705 ), 
    .B1(n7762), .A1(\mcu/n22259 ), .D0(\mcu/n13_adj_725 ), 
    .C0(\mcu/Z_N_387_6 ), .B0(n7762), .A0(\mcu/n22257 ), 
    .F0(\mcu/n14_adj_726 ), .F1(\mcu/n13_adj_725 ));
  mcu_SLICE_625 \mcu/SLICE_625 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n7876), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22236 ), 
    .C0(\mcu/n22235 ), .B0(n11714), .A0(\mcu/n22237 ), .F0(\mcu/n17354 ), 
    .F1(\mcu/n22237 ));
  mcu_SLICE_626 \mcu/SLICE_626 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n16392), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22230 ), 
    .C0(\mcu/n22229 ), .B0(n7762), .A0(\mcu/n22231 ), .F0(\mcu/n17906 ), 
    .F1(\mcu/n22231 ));
  mcu_SLICE_627 \mcu/SLICE_627 ( .D1(\mcu/n7_adj_1458 ), .C1(\mcu/n16487 ), 
    .B1(instruction_12), .A1(\mcu/n11_adj_872 ), .D0(\mcu/n10_adj_776 ), 
    .C0(instruction_13), .B0(instruction_14), .A0(instruction_12), 
    .F0(\mcu/n11_adj_872 ), .F1(\mcu/n9_adj_1457 ));
  mcu_SLICE_628 \mcu/SLICE_628 ( .D1(\mcu/n13_adj_940 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_940 ), 
    .F1(\mcu/n14_adj_877 ));
  mcu_SLICE_629 \mcu/SLICE_629 ( .D1(\mcu/n13_adj_954 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_954 ), 
    .F1(\mcu/n14_adj_897 ));
  mcu_SLICE_630 \mcu/SLICE_630 ( .D1(\mcu/n13_adj_955 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_955 ), 
    .F1(\mcu/n14_adj_886 ));
  mcu_SLICE_631 \mcu/SLICE_631 ( .D1(\mcu/n13_adj_957 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_957 ), 
    .F1(\mcu/n14_adj_894 ));
  mcu_SLICE_632 \mcu/SLICE_632 ( .D1(\mcu/n13_adj_963 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_963 ), 
    .F1(\mcu/n14_adj_899 ));
  mcu_SLICE_633 \mcu/SLICE_633 ( .D1(\mcu/n13_adj_970 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7762), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_970 ), 
    .F1(\mcu/n14_adj_882 ));
  mcu_SLICE_634 \mcu/SLICE_634 ( .D1(\mcu/n13_adj_1121 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1121 ), 
    .F1(\mcu/n14_adj_906 ));
  mcu_SLICE_635 \mcu/SLICE_635 ( .D1(\mcu/n13_adj_1124 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1124 ), 
    .F1(\mcu/n14_adj_929 ));
  mcu_SLICE_636 \mcu/SLICE_636 ( .D1(\mcu/n13_adj_1125 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1125 ), 
    .F1(\mcu/n14_adj_912 ));
  mcu_SLICE_637 \mcu/SLICE_637 ( .D1(\mcu/n13_adj_1128 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1128 ), 
    .F1(\mcu/n14_adj_920 ));
  mcu_SLICE_638 \mcu/SLICE_638 ( .D1(\mcu/n13_adj_1129 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1129 ), 
    .F1(\mcu/n14_adj_931 ));
  mcu_SLICE_639 \mcu/SLICE_639 ( .D1(\mcu/n13_adj_1130 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7762), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1130 ), 
    .F1(\mcu/n14_adj_910 ));
  mcu_SLICE_640 \mcu/SLICE_640 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n11778), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22246 ), 
    .C0(\mcu/n22245 ), .B0(n16312), .A0(\mcu/n22248 ), .F0(\mcu/n18274 ), 
    .F1(\mcu/n22248 ));
  mcu_SLICE_641 \mcu/SLICE_641 ( .D1(\mcu/n13_adj_1160 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1160 ), 
    .F1(\mcu/n14_adj_976 ));
  mcu_SLICE_642 \mcu/SLICE_642 ( .D1(\mcu/n13_adj_1166 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1166 ), 
    .F1(\mcu/n14_adj_990 ));
  mcu_SLICE_643 \mcu/SLICE_643 ( .D1(\mcu/n13_adj_1167 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1167 ), 
    .F1(\mcu/n14_adj_981 ));
  mcu_SLICE_644 \mcu/SLICE_644 ( .D1(\mcu/n13_adj_1170 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1170 ), 
    .F1(\mcu/n14_adj_989 ));
  mcu_SLICE_645 \mcu/SLICE_645 ( .D1(\mcu/n13_adj_1172 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1172 ), 
    .F1(\mcu/n14_adj_993 ));
  mcu_SLICE_646 \mcu/SLICE_646 ( .D1(\mcu/n13_adj_1173 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n16312), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1173 ), 
    .F1(\mcu/n14_adj_977 ));
  mcu_SLICE_647 \mcu/SLICE_647 ( .D1(\mcu/n13_adj_1178 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1178 ), 
    .F1(\mcu/n14_adj_1058 ));
  mcu_SLICE_648 \mcu/SLICE_648 ( .D1(\mcu/n13_adj_1184 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1184 ), 
    .F1(\mcu/n14_adj_1079 ));
  mcu_SLICE_649 \mcu/SLICE_649 ( .D1(\mcu/n13_adj_1185 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1185 ), 
    .F1(\mcu/n14_adj_1067 ));
  mcu_SLICE_650 \mcu/SLICE_650 ( .D1(\mcu/n13_adj_1187 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1187 ), 
    .F1(\mcu/n14_adj_1076 ));
  mcu_SLICE_651 \mcu/SLICE_651 ( .D1(\mcu/n13_adj_1190 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1190 ), 
    .F1(\mcu/n14_adj_1085 ));
  mcu_SLICE_652 \mcu/SLICE_652 ( .D1(\mcu/n13_adj_1193 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7908), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1193 ), 
    .F1(\mcu/n14_adj_1061 ));
  mcu_SLICE_653 \mcu/SLICE_653 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n7726), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22253 ), 
    .C0(\mcu/n22255 ), .B0(n16312), .A0(\mcu/n22258 ), .F0(\mcu/n18306 ), 
    .F1(\mcu/n22258 ));
  mcu_SLICE_654 \mcu/SLICE_654 ( .D1(\mcu/n13_adj_1209 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1209 ), 
    .F1(\mcu/n14_adj_1004 ));
  mcu_SLICE_655 \mcu/SLICE_655 ( .D1(\mcu/n13_adj_1210 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1210 ), 
    .F1(\mcu/n14_adj_1008 ));
  mcu_SLICE_656 \mcu/SLICE_656 ( .D1(\mcu/n13_adj_1211 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1211 ), 
    .F1(\mcu/n14_adj_1000 ));
  mcu_SLICE_657 \mcu/SLICE_657 ( .D1(\mcu/n13_adj_1212 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1212 ), 
    .F1(\mcu/n14_adj_997 ));
  mcu_SLICE_658 \mcu/SLICE_658 ( .D1(\mcu/n13_adj_1213 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1213 ), 
    .F1(\mcu/n14_adj_1006 ));
  mcu_SLICE_659 \mcu/SLICE_659 ( .D1(\mcu/n13_adj_1214 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n16312), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n16312), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1214 ), 
    .F1(\mcu/n14_adj_1002 ));
  mcu_SLICE_660 \mcu/SLICE_660 ( .D1(\mcu/n13_adj_1251 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1251 ), 
    .F1(\mcu/n14_adj_1013 ));
  mcu_SLICE_661 \mcu/SLICE_661 ( .D1(\mcu/n13_adj_1252 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1252 ), 
    .F1(\mcu/n14_adj_1027 ));
  mcu_SLICE_662 \mcu/SLICE_662 ( .D1(\mcu/n13_adj_1253 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1253 ), 
    .F1(\mcu/n14_adj_1021 ));
  mcu_SLICE_663 \mcu/SLICE_663 ( .D1(\mcu/n13_adj_1254 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1254 ), 
    .F1(\mcu/n14_adj_1022 ));
  mcu_SLICE_664 \mcu/SLICE_664 ( .D1(\mcu/n13_adj_1255 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1255 ), 
    .F1(\mcu/n14_adj_1030 ));
  mcu_SLICE_665 \mcu/SLICE_665 ( .D1(\mcu/n13_adj_1256 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n16312), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n16312), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1256 ), 
    .F1(\mcu/n14_adj_1018 ));
  mcu_SLICE_666 \mcu/SLICE_666 ( .D1(\mcu/n13_adj_1290 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1290 ), 
    .F1(\mcu/n14_adj_1032 ));
  mcu_SLICE_667 \mcu/SLICE_667 ( .D1(\mcu/n13_adj_1291 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1291 ), 
    .F1(\mcu/n14_adj_1045 ));
  mcu_SLICE_668 \mcu/SLICE_668 ( .D1(\mcu/n13_adj_1292 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1292 ), 
    .F1(\mcu/n14_adj_1037 ));
  mcu_SLICE_669 \mcu/SLICE_669 ( .D1(\mcu/n13_adj_1293 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1293 ), 
    .F1(\mcu/n14_adj_1043 ));
  mcu_SLICE_670 \mcu/SLICE_670 ( .D1(\mcu/n13_adj_1294 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1294 ), 
    .F1(\mcu/n14_adj_1047 ));
  mcu_SLICE_671 \mcu/SLICE_671 ( .D1(\mcu/n13_adj_1295 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n16312), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n16312), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1295 ), 
    .F1(\mcu/n14_adj_1034 ));
  mcu_SLICE_672 \mcu/SLICE_672 ( .D1(\mcu/n13_adj_1380 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1380 ), 
    .F1(\mcu/n14_adj_750 ));
  mcu_SLICE_673 \mcu/SLICE_673 ( .D1(\mcu/n13_adj_1384 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1384 ), 
    .F1(\mcu/n14_adj_770 ));
  mcu_SLICE_674 \mcu/SLICE_674 ( .D1(\mcu/n13_adj_1387 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1387 ), 
    .F1(\mcu/n14_adj_760 ));
  mcu_SLICE_675 \mcu/SLICE_675 ( .D1(\mcu/n13_adj_1390 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1390 ), 
    .F1(\mcu/n14_adj_767 ));
  mcu_SLICE_676 \mcu/SLICE_676 ( .D1(\mcu/n13_adj_1394 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1394 ), 
    .F1(\mcu/n14_adj_773 ));
  mcu_SLICE_677 \mcu/SLICE_677 ( .D1(\mcu/n13_adj_1396 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n11714), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1396 ), 
    .F1(\mcu/n14_adj_757 ));
  mcu_SLICE_678 \mcu/SLICE_678 ( .D1(\mcu/n13_adj_1451 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1451 ), 
    .F1(\mcu/n14_adj_1051 ));
  mcu_SLICE_679 \mcu/SLICE_679 ( .D1(\mcu/n13_adj_1452 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1452 ), 
    .F1(\mcu/n14_adj_1056 ));
  mcu_SLICE_680 \mcu/SLICE_680 ( .D1(\mcu/n13_adj_1459 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1459 ), 
    .F1(\mcu/n14_adj_1054 ));
  mcu_SLICE_681 \mcu/SLICE_681 ( .D1(\mcu/n13_adj_1460 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1460 ), 
    .F1(\mcu/n14_adj_1055 ));
  mcu_SLICE_682 \mcu/SLICE_682 ( .D1(\mcu/n13_adj_1462 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1462 ), 
    .F1(\mcu/n14_adj_1057 ));
  mcu_SLICE_683 \mcu/SLICE_683 ( .D1(\mcu/n13_adj_1469 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7908), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7908), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1469 ), 
    .F1(\mcu/n14_adj_1053 ));
  mcu_SLICE_684 \mcu/SLICE_684 ( .D1(\mcu/n13_adj_1473 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1473 ), 
    .F1(\mcu/n14_adj_778 ));
  mcu_SLICE_685 \mcu/SLICE_685 ( .D1(\mcu/n13_adj_1474 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1474 ), 
    .F1(\mcu/n14_adj_793 ));
  mcu_SLICE_686 \mcu/SLICE_686 ( .D1(n11714), .C1(n11778), .B1(\mcu/n22279 ), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22245 ), .C0(\mcu/n22125 ), 
    .B0(\mcu/n22124 ), .A0(n11714), .F0(\mcu/n16802 ), .F1(\mcu/n22125 ));
  mcu_SLICE_687 \mcu/SLICE_687 ( .D1(\mcu/n13_adj_1486 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1486 ), 
    .F1(\mcu/n14_adj_786 ));
  mcu_SLICE_688 \mcu/SLICE_688 ( .D1(\mcu/n13_adj_1487 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1487 ), 
    .F1(\mcu/n14_adj_790 ));
  mcu_SLICE_689 \mcu/SLICE_689 ( .D1(\mcu/n13_adj_1488 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1488 ), 
    .F1(\mcu/n14_adj_797 ));
  mcu_SLICE_690 \mcu/SLICE_690 ( .D1(\mcu/n13_adj_1502 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n11714), .A1(\mcu/n22234 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n11714), .A0(\mcu/n22233 ), .F0(\mcu/n13_adj_1502 ), 
    .F1(\mcu/n14_adj_783 ));
  mcu_SLICE_691 \mcu/SLICE_691 ( .D1(\mcu/n13_adj_1529 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1529 ), 
    .F1(\mcu/n14_adj_1504 ));
  mcu_SLICE_692 \mcu/SLICE_692 ( .D1(\mcu/n13_adj_1530 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1530 ), 
    .F1(\mcu/n14_adj_1510 ));
  mcu_SLICE_693 \mcu/SLICE_693 ( .D1(\mcu/n13_adj_1531 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1531 ), 
    .F1(\mcu/n14_adj_1520 ));
  mcu_SLICE_694 \mcu/SLICE_694 ( .D1(\mcu/n13_adj_1532 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1532 ), 
    .F1(\mcu/n14_adj_494 ));
  mcu_SLICE_695 \mcu/SLICE_695 ( .D1(\mcu/n13_adj_1534 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1534 ), 
    .F1(\mcu/n14_adj_528 ));
  mcu_SLICE_696 \mcu/SLICE_696 ( .D1(\mcu/n13_adj_1540 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7908), .A1(\mcu/n22257 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7908), .A0(\mcu/n22259 ), .F0(\mcu/n13_adj_1540 ), 
    .F1(\mcu/n14_adj_1506 ));
  mcu_SLICE_697 \mcu/SLICE_697 ( .D1(\mcu/n13_adj_1553 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1553 ), 
    .F1(\mcu/n14_adj_801 ));
  mcu_SLICE_698 \mcu/SLICE_698 ( .D1(\mcu/n13_adj_1555 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1555 ), 
    .F1(\mcu/n14_adj_809 ));
  mcu_SLICE_699 \mcu/SLICE_699 ( .D1(\mcu/n13_adj_1561 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1561 ), 
    .F1(\mcu/n14_adj_805 ));
  mcu_SLICE_700 \mcu/SLICE_700 ( .D1(\mcu/n13_adj_1562 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1562 ), 
    .F1(\mcu/n14_adj_807 ));
  mcu_SLICE_701 \mcu/SLICE_701 ( .D1(\mcu/n13_adj_1564 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1564 ), 
    .F1(\mcu/n14_adj_817 ));
  mcu_SLICE_702 \mcu/SLICE_702 ( .D1(\mcu/n13_adj_1566 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n11714), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n11714), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1566 ), 
    .F1(\mcu/n14_adj_803 ));
  mcu_SLICE_703 \mcu/SLICE_703 ( .D1(\mcu/n13_adj_1605 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1605 ), 
    .F1(\mcu/n14_adj_821 ));
  mcu_SLICE_704 \mcu/SLICE_704 ( .D1(\mcu/n13_adj_1606 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1606 ), 
    .F1(\mcu/n14_adj_835 ));
  mcu_SLICE_705 \mcu/SLICE_705 ( .D1(\mcu/n13_adj_1607 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1607 ), 
    .F1(\mcu/n14_adj_826 ));
  mcu_SLICE_706 \mcu/SLICE_706 ( .D1(\mcu/n13_adj_1608 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1608 ), 
    .F1(\mcu/n14_adj_831 ));
  mcu_SLICE_707 \mcu/SLICE_707 ( .D1(\mcu/n13_adj_1609 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1609 ), 
    .F1(\mcu/n14_adj_857 ));
  mcu_SLICE_708 \mcu/SLICE_708 ( .D1(\mcu/n13_adj_1610 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7762), .A1(\mcu/n22251 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7762), .A0(\mcu/n22252 ), .F0(\mcu/n13_adj_1610 ), 
    .F1(\mcu/n14_adj_823 ));
  mcu_SLICE_709 \mcu/SLICE_709 ( .D1(\mcu/n13_adj_1615 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n705 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1615 ), 
    .F1(\mcu/n14_adj_1088 ));
  mcu_SLICE_710 \mcu/SLICE_710 ( .D1(\mcu/n13_adj_1616 ), .C1(\mcu/Z_N_387_5 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_5 ), .C0(\mcu/n706 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1616 ), 
    .F1(\mcu/n14_adj_1105 ));
  mcu_SLICE_711 \mcu/SLICE_711 ( .D1(\mcu/n13_adj_1618 ), .C1(\mcu/Z_N_387_4 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_4 ), .C0(\mcu/n707 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1618 ), 
    .F1(\mcu/n14_adj_1098 ));
  mcu_SLICE_712 \mcu/SLICE_712 ( .D1(\mcu/n13_adj_1621 ), .C1(\mcu/Z_N_387_3 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_3 ), .C0(\mcu/n708 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1621 ), 
    .F1(\mcu/n14_adj_1101 ));
  mcu_SLICE_713 \mcu/SLICE_713 ( .D1(\mcu/n13_adj_1625 ), .C1(\mcu/Z_N_387_2 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_2 ), .C0(\mcu/n709 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1625 ), 
    .F1(\mcu/n14_adj_1110 ));
  mcu_SLICE_714 \mcu/SLICE_714 ( .D1(\mcu/n13_adj_1649 ), .C1(\mcu/Z_N_387_1 ), 
    .B1(n7908), .A1(\mcu/n22240 ), .D0(\mcu/Z_N_378_1 ), .C0(\mcu/n710 ), 
    .B0(n7908), .A0(\mcu/n22239 ), .F0(\mcu/n13_adj_1649 ), 
    .F1(\mcu/n14_adj_1093 ));
  mcu_SLICE_715 \mcu/SLICE_715 ( .D1(\mcu/n8_adj_695 ), .C1(\mcu/n9_adj_707 ), 
    .B1(instruction_15), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n8_adj_708 ), 
    .C0(\mcu/n9_adj_707 ), .B0(instruction_15), .A0(\mcu/clk_in_c_enable_174 ), 
    .F0(\mcu/n22268 ), .F1(\mcu/n22267 ));
  u1_SLICE_716 \u1/SLICE_716 ( .B1(\u1/cnt_p_13 ), .A1(\u1/cnt_p_14 ), 
    .D0(\u1/n4 ), .C0(\u1/cnt_p_15 ), .B0(\u1/n16478 ), .A0(\u1/n16386 ), 
    .F0(\u1/n16388 ), .F1(\u1/n16478 ));
  u1_SLICE_717 \u1/SLICE_717 ( .C1(\u1/cnt_p_8 ), .B1(\u1/cnt_p_9 ), 
    .A1(\u1/cnt_p_7 ), .D0(\u1/cnt_p_10 ), .C0(\u1/n12064 ), 
    .B0(\u1/cnt_p_12 ), .A0(\u1/cnt_p_11 ), .F0(\u1/n4 ), .F1(\u1/n12064 ));
  u1_SLICE_718 \u1/SLICE_718 ( .D1(\u1/n4_adj_1663 ), .C1(\u1/cnt_p_18 ), 
    .B1(\u1/n16478 ), .A1(\u1/n16386 ), .B0(\u1/cnt_p_16 ), .A0(\u1/cnt_p_17 ), 
    .F0(\u1/n16386 ), .F1(\u1/n16387 ));
  SLICE_719 SLICE_719( .D1(n14409), .C1(cnt_p_23), .B1(cnt_p_22), 
    .A1(rst_n_in), .D0(\u1/cnt_p_19 ), .C0(\u1/n16387 ), .B0(\u1/cnt_p_20 ), 
    .A0(\u1/cnt_p_21 ), .F0(n14409), .F1(n857));
  u1_SLICE_720 \u1/SLICE_720 ( .D1(\u1/cnt_p_8 ), .C1(\u1/cnt_p_9 ), 
    .B1(\u1/cnt_p_10 ), .A1(\u1/n14348 ), .D0(\u1/n22 ), .C0(\u1/cnt_p_11 ), 
    .B0(\u1/cnt_p_15 ), .A0(\u1/cnt_p_12 ), .F0(\u1/n4_adj_1663 ), 
    .F1(\u1/n22 ));
  u1_SLICE_721 \u1/SLICE_721 ( .B1(\u1/cnt_p_7 ), .A1(\u1/cnt_p_6 ), 
    .D0(\u1/cnt_p_4 ), .C0(\u1/n10 ), .B0(\u1/n14 ), .A0(\u1/cnt_p_0 ), 
    .F0(\u1/n14348 ), .F1(\u1/n10 ));
  SLICE_722 SLICE_722( .D1(port_id_6), .C1(write_strobe), .B1(n16598), 
    .A1(port_id_3), .C0(n7623), .B0(port_id_1), .A0(port_id_0), 
    .F0(clk_in_c_enable_154), .F1(n7623));
  SLICE_723 SLICE_723( .D1(port_id_6), .C1(n10_adj_1673), .B1(n14), 
    .A1(port_id_0), .D0(port_id_7), .C0(port_id_5), .B0(port_id_1), 
    .A0(port_id_3), .F0(n14), .F1(in_port_7__N_37));
  SLICE_724 SLICE_724( .D1(port_id_6), .C1(n10_adj_1673), .B1(n14), 
    .A1(port_id_0), .B0(port_id_4), .A0(port_id_2), .F0(n10_adj_1673), 
    .F1(n22297));
  SLICE_725 SLICE_725( .B1(instruction_1), .A1(instruction_2), .D0(n11778), 
    .C0(n16312), .B0(\rom/n236 ), .A0(\rom/n199 ), .M1(out_port_1), 
    .M0(out_port_0), .CE(clk_in_c_enable_176), .CLK(clk_in_c), .F0(n16351), 
    .Q0(led1_c_0), .F1(\rom/n236 ), .Q1(led2_c_1));
  SLICE_726 SLICE_726( .C1(instruction_3), .B1(n7646), .A1(instruction_0), 
    .D0(n11778), .C0(n11714), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .M1(out_port_3), .M0(out_port_2), .CE(clk_in_c_enable_176), .CLK(clk_in_c), 
    .F0(n16261), .Q0(led3_c_2), .F1(\rom/n199 ), .Q1(led4_c_3));
  SLICE_727 SLICE_727( .D1(n16392), .C1(n7762), .B1(n2085), .A1(n22109), 
    .D0(instruction_1), .C0(instruction_2), .B0(n16417), .A0(instruction_0), 
    .F0(n22109), .F1(\mcu/n21035 ));
  SLICE_728 SLICE_728( .D1(n7908), .C1(n2075), .B1(\mcu/n22227 ), .A1(n7726), 
    .C0(\rom/n199 ), .B0(instruction_1), .A0(instruction_2), .F0(n2075), 
    .F1(\mcu/n19026 ));
  SLICE_729 SLICE_729( .D1(n11714), .C1(n9), .B1(n9_adj_1671), 
    .A1(\mcu/s_3_0 ), .D0(n7876), .C0(instruction_2), .B0(instruction_1), 
    .A0(\rom/n199 ), .F0(n9), .F1(\mcu/n2_adj_891 ));
  SLICE_730 SLICE_730( .D1(n11714), .C1(n10), .B1(n10_adj_1669), 
    .A1(\mcu/s_1_0 ), .D0(n7726), .C0(instruction_2), .B0(instruction_1), 
    .A0(\rom/n199 ), .F0(n10), .F1(\mcu/n2_adj_855 ));
  SLICE_731 SLICE_731( .D1(n11714), .C1(n8), .B1(n8_adj_1667), 
    .A1(\mcu/s_0_0 ), .D0(n11778), .C0(instruction_2), .B0(instruction_1), 
    .A0(\rom/n199 ), .F0(n8), .F1(\mcu/n2 ));
  SLICE_732 SLICE_732( .D1(n11714), .C1(n7_adj_1668), .B1(n7), 
    .A1(\mcu/s_2_0 ), .D0(n16392), .C0(instruction_2), .B0(instruction_1), 
    .A0(\rom/n199 ), .F0(n7_adj_1668), .F1(\mcu/n2_adj_880 ));
  rom_SLICE_733 \rom/SLICE_733 ( .D1(n11778), .C1(n7762), .B1(\rom/n16465 ), 
    .A1(n16417), .C0(instruction_2), .B0(instruction_1), .A0(instruction_0), 
    .F0(\rom/n16465 ), .F1(n146_adj_1666));
  SLICE_734 SLICE_734( .D1(n7762), .C1(instruction_9), .B1(instruction_8), 
    .A1(n2081), .D0(instruction_1), .C0(n16417), .B0(instruction_0), 
    .A0(instruction_2), .F0(n2081), .F1(\mcu/n162 ));
  SLICE_735 SLICE_735( .D1(\mcu/n8_adj_830 ), .C1(\mcu/n22291 ), 
    .B1(\mcu/n16558 ), .A1(instruction_16), .C0(n7646), .B0(instruction_3), 
    .A0(instruction_0), .F0(\rom/n210 ), .F1(n7646));
  SLICE_736 SLICE_736( .D1(n7762), .C1(n9), .B1(n9_adj_1671), .A1(\mcu/s_7_0 ), 
    .D0(n7876), .C0(\rom/n16465 ), .B0(instruction_3), .A0(n7646), 
    .F0(n9_adj_1671), .F1(\mcu/n2_adj_938 ));
  SLICE_737 SLICE_737( .D1(n7762), .C1(n10), .B1(n10_adj_1669), 
    .A1(\mcu/s_5_0 ), .D0(n7726), .C0(\rom/n16465 ), .B0(instruction_3), 
    .A0(n7646), .F0(n10_adj_1669), .F1(\mcu/n2_adj_922 ));
  SLICE_738 SLICE_738( .D1(n7762), .C1(n7_adj_1668), .B1(n7), .A1(\mcu/s_6_0 ), 
    .D0(n16392), .C0(\rom/n16465 ), .B0(instruction_3), .A0(n7646), .F0(n7), 
    .F1(\mcu/n2_adj_927 ));
  SLICE_739 SLICE_739( .D1(n7762), .C1(n8), .B1(n8_adj_1667), .A1(\mcu/s_4_0 ), 
    .D0(n11778), .C0(\rom/n16465 ), .B0(instruction_3), .A0(n7646), 
    .F0(n8_adj_1667), .F1(\mcu/n2_adj_901 ));
  rom_SLICE_740 \rom/SLICE_740 ( .B1(n7646), .A1(instruction_3), .D0(n7726), 
    .C0(n11714), .B0(\rom/n16465 ), .A0(n16417), .F0(n16289), .F1(n16417));
  SLICE_741 SLICE_741( .D1(n7762), .C1(instruction_9), .B1(instruction_8), 
    .A1(n2071), .C0(\rom/n199 ), .B0(instruction_1), .A0(instruction_2), 
    .F0(n2071), .F1(\mcu/n66_adj_789 ));
  SLICE_742 SLICE_742( .D1(\mcu/n22101 ), .C1(n8_adj_1672), .B1(n11714), 
    .A1(\mcu/n22249 ), .D0(n11778), .C0(instruction_1), .B0(instruction_2), 
    .A0(\rom/n210 ), .F0(n8_adj_1672), .F1(\mcu/n16792 ));
  SLICE_743 SLICE_743( .D1(n7876), .C1(n7762), .B1(n2085), .A1(n22109), 
    .C0(instruction_1), .B0(\rom/n210 ), .A0(instruction_2), .F0(n2085), 
    .F1(\mcu/n21062 ));
  SLICE_744 SLICE_744( .B1(instruction_2), .A1(instruction_1), .D0(n7726), 
    .C0(n7762), .B0(\rom/n210 ), .A0(n206), .F0(n116), .F1(n206));
  SLICE_745 SLICE_745( .D1(\mcu/n16357 ), .C1(\mcu/n14_adj_709 ), .B1(n16319), 
    .A1(\mcu/s_9_7 ), .D0(n7726), .C0(n16312), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16319), .F1(\mcu/n6_adj_1446 ));
  SLICE_746 SLICE_746( .D1(\mcu/n6928 ), .C1(\mcu/n13_adj_515 ), .B1(n7934), 
    .A1(\mcu/s_15_7 ), .D0(n7876), .C0(n7908), .B0(\rom/n210 ), .A0(n206), 
    .F0(n7934), .F1(\mcu/n6_adj_838 ));
  SLICE_747 SLICE_747( .D1(\mcu/n16251 ), .C1(\mcu/n7_adj_476 ), .B1(n16279), 
    .A1(\mcu/s_1_7 ), .D0(n7726), .C0(n11714), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16279), .F1(\mcu/n6_adj_694 ));
  SLICE_748 SLICE_748( .D1(\mcu/n6900 ), .C1(\mcu/n13_adj_515 ), .B1(n7932), 
    .A1(\mcu/s_13_7 ), .D0(n7726), .C0(n7908), .B0(\rom/n210 ), .A0(n206), 
    .F0(n7932), .F1(\mcu/n6_adj_721 ));
  SLICE_749 SLICE_749( .D1(\mcu/n7094 ), .C1(\mcu/n7_adj_476 ), .B1(n114), 
    .A1(\mcu/s_7_7 ), .D0(n7876), .C0(n7762), .B0(\rom/n210 ), .A0(n206), 
    .F0(n114), .F1(\mcu/n6_adj_1464 ));
  SLICE_750 SLICE_750( .D1(\mcu/n16358 ), .C1(\mcu/n14_adj_709 ), .B1(n16318), 
    .A1(\mcu/s_11_7 ), .D0(n7876), .C0(n16312), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16318), .F1(\mcu/n6_adj_1408 ));
  SLICE_751 SLICE_751( .D1(\mcu/n16246 ), .C1(\mcu/n7_adj_476 ), .B1(n16278), 
    .A1(\mcu/s_3_7 ), .D0(n7876), .C0(n11714), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16278), .F1(\mcu/n6 ));
  SLICE_752 SLICE_752( .D1(\mcu/n16356 ), .C1(\mcu/n14_adj_709 ), .B1(n16330), 
    .A1(\mcu/s_10_7 ), .D0(n16392), .C0(n16312), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16330), .F1(\mcu/n6_adj_958 ));
  SLICE_753 SLICE_753( .D1(\mcu/n7080 ), .C1(\mcu/n7_adj_476 ), .B1(n115), 
    .A1(\mcu/s_6_7 ), .D0(n16392), .C0(n7762), .B0(\rom/n210 ), .A0(n206), 
    .F0(n115), .F1(\mcu/n6_adj_935 ));
  SLICE_754 SLICE_754( .D1(\mcu/n6914 ), .C1(\mcu/n13_adj_515 ), .B1(n7933), 
    .A1(\mcu/s_14_7 ), .D0(n16392), .C0(n7908), .B0(\rom/n210 ), .A0(n206), 
    .F0(n7933), .F1(\mcu/n6_adj_781 ));
  SLICE_755 SLICE_755( .D1(\mcu/n16245 ), .C1(\mcu/n7_adj_476 ), .B1(n16264), 
    .A1(\mcu/s_2_7 ), .D0(n16392), .C0(n11714), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16264), .F1(\mcu/n6_adj_884 ));
  SLICE_756 SLICE_756( .D1(\mcu/n16354 ), .C1(\mcu/n14_adj_709 ), .B1(n16336), 
    .A1(\mcu/s_8_7 ), .D0(n11778), .C0(n16312), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16336), .F1(\mcu/n6_adj_945 ));
  SLICE_757 SLICE_757( .D1(\mcu/n6886 ), .C1(\mcu/n13_adj_515 ), .B1(n7931), 
    .A1(\mcu/s_12_7 ), .D0(n11778), .C0(n7908), .B0(\rom/n210 ), .A0(n206), 
    .F0(n7931), .F1(\mcu/n6_adj_995 ));
  SLICE_758 SLICE_758( .D1(\mcu/n16253 ), .C1(\mcu/n7_adj_476 ), .B1(n16265), 
    .A1(\mcu/s_0_7 ), .D0(n11778), .C0(n11714), .B0(\rom/n210 ), .A0(n206), 
    .F0(n16265), .F1(\mcu/n6_adj_852 ));
  SLICE_759 SLICE_759( .D1(\mcu/n7052 ), .C1(\mcu/n7_adj_476 ), .B1(n117), 
    .A1(\mcu/s_4_7 ), .D0(n11778), .C0(n7762), .B0(\rom/n210 ), .A0(n206), 
    .F0(n117), .F1(\mcu/n6_adj_914 ));
  SLICE_760 SLICE_760( .D1(n7876), .C1(n7762), .B1(n16421), .A1(\mcu/n160 ), 
    .B0(instruction_3), .A0(n7646), .F0(n16421), .F1(\mcu/n7094 ));
  mcu_SLICE_761 \mcu/SLICE_761 ( .D1(\mcu/n22278 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n226 ), .C0(\mcu/n22152 ), 
    .B0(\mcu/n22153 ), .A0(\mcu/n22151 ), .F0(\mcu/n17550 ), .F1(\mcu/n22152 ));
  mcu_SLICE_762 \mcu/SLICE_762 ( .D1(n7646), .C1(instruction_3), 
    .B1(instruction_0), .A1(n206), .D0(\mcu/n13_adj_516 ), 
    .C0(\mcu/n13_adj_515 ), .B0(\mcu/n22281 ), .A0(\mcu/n22227 ), 
    .F0(\mcu/n10_adj_517 ), .F1(\mcu/n22227 ));
  mcu_SLICE_763 \mcu/SLICE_763 ( .B1(\mcu/n8773 ), .A1(instruction_9), 
    .D0(\mcu/n7_adj_473 ), .C0(\mcu/n7_adj_479 ), .B0(n11714), 
    .A0(\mcu/n8627 ), .F0(\mcu/n5 ), .F1(\mcu/n8627 ));
  mcu_SLICE_764 \mcu/SLICE_764 ( .D1(n11778), .C1(n7762), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n17508 ), .C0(\mcu/n22152 ), 
    .B0(\mcu/n22153 ), .A0(\mcu/n22151 ), .F0(\mcu/n20371 ), .F1(\mcu/n22153 ));
  mcu_SLICE_765 \mcu/SLICE_765 ( .D1(\mcu/n22279 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n226 ), .C0(\mcu/n22148 ), 
    .B0(\mcu/n22149 ), .A0(\mcu/n22150 ), .F0(\mcu/n17508 ), .F1(\mcu/n22150 ));
  mcu_SLICE_766 \mcu/SLICE_766 ( .B1(\mcu/n8773 ), .A1(instruction_9), 
    .D0(\mcu/n7_adj_473 ), .C0(\mcu/n7_adj_479 ), .B0(\mcu/n8647 ), .A0(n7762), 
    .F0(\mcu/n5_adj_602 ), .F1(\mcu/n8647 ));
  mcu_SLICE_767 \mcu/SLICE_767 ( .D1(\mcu/n22278 ), .C1(n11714), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n227 ), .C0(\mcu/n22146 ), 
    .B0(\mcu/n22147 ), .A0(\mcu/n22145 ), .F0(\mcu/n17366 ), .F1(\mcu/n22146 ));
  mcu_SLICE_768 \mcu/SLICE_768 ( .D1(n7876), .C1(\mcu/n20131 ), 
    .B1(\mcu/n22266 ), .A1(n11714), .D0(\mcu/n17324 ), .C0(\mcu/n22146 ), 
    .B0(\mcu/n22147 ), .A0(\mcu/n22145 ), .F0(\mcu/n20131 ), .F1(\mcu/n17337 ));
  mcu_SLICE_769 \mcu/SLICE_769 ( .D1(\mcu/n22279 ), .C1(n11714), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n227 ), .C0(\mcu/n22142 ), 
    .B0(\mcu/n22143 ), .A0(\mcu/n22144 ), .F0(\mcu/n17324 ), .F1(\mcu/n22144 ));
  mcu_SLICE_770 \mcu/SLICE_770 ( .D1(\mcu/n22278 ), .C1(n11714), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n228 ), .C0(\mcu/n22140 ), 
    .B0(\mcu/n22141 ), .A0(\mcu/n22139 ), .F0(\mcu/n17182 ), .F1(\mcu/n22140 ));
  mcu_SLICE_771 \mcu/SLICE_771 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n16487 ), 
    .B1(n7876), .A1(\mcu/clk_in_c_enable_174 ), .D0(instruction_7), 
    .C0(\mcu/Z_N_367_7 ), .B0(n11714), .A0(\mcu/n22236 ), 
    .F0(\mcu/n11_adj_688 ), .F1(\mcu/n22236 ));
  mcu_SLICE_772 \mcu/SLICE_772 ( .D1(n16392), .C1(\mcu/n20199 ), 
    .B1(\mcu/n22266 ), .A1(n11714), .D0(\mcu/n17140 ), .C0(\mcu/n22140 ), 
    .B0(\mcu/n22141 ), .A0(\mcu/n22139 ), .F0(\mcu/n20199 ), .F1(\mcu/n17153 ));
  mcu_SLICE_773 \mcu/SLICE_773 ( .D1(\mcu/n22279 ), .C1(n11714), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n228 ), .C0(\mcu/n22136 ), 
    .B0(\mcu/n22137 ), .A0(\mcu/n22138 ), .F0(\mcu/n17140 ), .F1(\mcu/n22138 ));
  mcu_SLICE_774 \mcu/SLICE_774 ( .D1(\mcu/st_zc_4 ), .C1(\mcu/st_zc_3 ), 
    .B1(\mcu/n22306 ), .A1(\mcu/st_zc_2 ), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22285 ), .B0(\mcu/n22284 ), .A0(\mcu/st_zc_1 ), 
    .F0(\mcu/clk_in_c_enable_129 ), .F1(\mcu/n22285 ));
  mcu_SLICE_775 \mcu/SLICE_775 ( .D1(\mcu/st_zc_4 ), .C1(\mcu/st_zc_3 ), 
    .B1(\mcu/n22306 ), .A1(\mcu/st_zc_2 ), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22282 ), .B0(\mcu/n22284 ), .A0(\mcu/st_zc_1 ), 
    .F0(\mcu/clk_in_c_enable_142 ), .F1(\mcu/n22282 ));
  mcu_SLICE_776 \mcu/SLICE_776 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n16487 ), 
    .B1(n7726), .A1(\mcu/clk_in_c_enable_174 ), .D0(instruction_0), 
    .C0(\mcu/Z_N_367_0 ), .B0(n7908), .A0(\mcu/n22253 ), 
    .F0(\mcu/n11_adj_689 ), .F1(\mcu/n22253 ));
  mcu_SLICE_777 \mcu/SLICE_777 ( .D1(\mcu/n22278 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n229 ), .C0(\mcu/n22134 ), 
    .B0(\mcu/n22135 ), .A0(\mcu/n22133 ), .F0(\mcu/n16998 ), .F1(\mcu/n22134 ));
  mcu_SLICE_778 \mcu/SLICE_778 ( .B1(\mcu/st_zc_0 ), .A1(\mcu/st_zc_1 ), 
    .D0(\mcu/n22307 ), .C0(\mcu/n22282 ), .B0(\mcu/n22283 ), .A0(\mcu/n22304 ), 
    .F0(\mcu/clk_in_c_enable_147 ), .F1(\mcu/n22304 ));
  mcu_SLICE_779 \mcu/SLICE_779 ( .D1(\mcu/clk_in_c_enable_109 ), 
    .C1(\mcu/st_zc_0 ), .B1(\mcu/jp ), .A1(rst_n_in), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22285 ), .B0(\mcu/n22283 ), .A0(\mcu/n22304 ), 
    .F0(\mcu/clk_in_c_enable_130 ), .F1(\mcu/n22283 ));
  mcu_SLICE_780 \mcu/SLICE_780 ( .D1(n16312), .C1(\mcu/n20377 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n8_adj_695 ), .C0(\mcu/n8070 ), 
    .B0(instruction_15), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22264 ), 
    .F1(\mcu/n18501 ));
  mcu_SLICE_781 \mcu/SLICE_781 ( .D1(n11778), .C1(\mcu/n20305 ), 
    .B1(\mcu/n22266 ), .A1(n7908), .D0(\mcu/n10_adj_698 ), .C0(instruction_13), 
    .B0(instruction_14), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22266 ), 
    .F1(\mcu/n18993 ));
  mcu_SLICE_782 \mcu/SLICE_782 ( .D1(instruction_3), .C1(\mcu/n22281 ), 
    .B1(n7646), .A1(\mcu/n160 ), .C0(instruction_0), .B0(instruction_2), 
    .A0(instruction_1), .F0(\mcu/n160 ), .F1(\mcu/n6928 ));
  mcu_SLICE_783 \mcu/SLICE_783 ( .C1(instruction_10), .B1(\mcu/n13_adj_736 ), 
    .A1(\mcu/n19742 ), .D0(\mcu/n14_adj_501 ), .C0(\mcu/n14_adj_482 ), 
    .B0(n16312), .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_699 ), 
    .F1(\mcu/n14_adj_482 ));
  mcu_SLICE_784 \mcu/SLICE_784 ( .C1(instruction_10), .B1(\mcu/n13_adj_731 ), 
    .A1(\mcu/n19748 ), .D0(\mcu/n14_adj_480 ), .C0(\mcu/n14 ), .B0(n16312), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_701 ), .F1(\mcu/n14_adj_480 ));
  mcu_SLICE_785 \mcu/SLICE_785 ( .C1(instruction_10), .B1(\mcu/n13_adj_516 ), 
    .A1(\mcu/n19787 ), .D0(\mcu/n14_adj_482 ), .C0(\mcu/n14_adj_463 ), 
    .B0(n16312), .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_702 ), 
    .F1(\mcu/n14_adj_463 ));
  mcu_SLICE_786 \mcu/SLICE_786 ( .C1(instruction_10), .B1(\mcu/n13_adj_744 ), 
    .A1(\mcu/n19766 ), .D0(\mcu/n14 ), .C0(\mcu/n14_adj_705 ), .B0(n16312), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_706 ), .F1(\mcu/n14_adj_705 ));
  mcu_SLICE_787 \mcu/SLICE_787 ( .D1(\mcu/n22263 ), .C1(n16312), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n8_adj_708 ), .C0(\mcu/n9_adj_707 ), 
    .B0(instruction_15), .A0(\mcu/clk_in_c_enable_174 ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_141 ), .CLK(clk_in_c), .F0(\mcu/n22263 ), 
    .Q0(\mcu/stack_zc_d0_14_0 ), .F1(\mcu/n18627 ));
  mcu_SLICE_788 \mcu/SLICE_788 ( .C1(instruction_10), .B1(\mcu/n13_adj_515 ), 
    .A1(\mcu/n19760 ), .D0(\mcu/n14_adj_463 ), .C0(\mcu/n14_adj_709 ), 
    .B0(n16312), .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_710 ), 
    .F1(\mcu/n14_adj_709 ));
  mcu_SLICE_789 \mcu/SLICE_789 ( .C1(instruction_10), .B1(\mcu/n13_adj_748 ), 
    .A1(\mcu/n19754 ), .D0(\mcu/n14_adj_705 ), .C0(\mcu/n14_adj_711 ), 
    .B0(n16312), .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_712 ), 
    .F1(\mcu/n14_adj_711 ));
  mcu_SLICE_790 \mcu/SLICE_790 ( .D1(\mcu/Z_N_387_3 ), .C1(\mcu/n10_adj_716 ), 
    .B1(\mcu/n14_adj_1526 ), .A1(\mcu/Z_N_387_0 ), .D0(instruction_2), 
    .C0(\mcu/s_N_294_2 ), .B0(instruction_1), .A0(\mcu/s_N_294_1 ), 
    .F0(\mcu/n10_adj_716 ), .F1(\mcu/C_N_351_0 ));
  mcu_SLICE_791 \mcu/SLICE_791 ( .C1(instruction_10), .B1(\mcu/n5_adj_737 ), 
    .A1(\mcu/n19796 ), .D0(\mcu/n14_adj_501 ), .C0(\mcu/n14_adj_482 ), 
    .B0(n16312), .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_719 ), 
    .F1(\mcu/n14_adj_501 ));
  mcu_SLICE_792 \mcu/SLICE_792 ( .D1(\mcu/n13_adj_744 ), 
    .C1(\mcu/n13_adj_748 ), .B1(\mcu/n8044 ), .A1(\mcu/n8773 ), 
    .C0(instruction_9), .B0(instruction_11), .A0(instruction_10), 
    .F0(\mcu/n8044 ), .F1(\mcu/n10_adj_1059 ));
  mcu_SLICE_793 \mcu/SLICE_793 ( .C1(instruction_10), .B1(\mcu/n13_adj_739 ), 
    .A1(\mcu/n19793 ), .D0(\mcu/n14_adj_480 ), .C0(\mcu/n14 ), .B0(n16312), 
    .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_720 ), .F1(\mcu/n14 ));
  mcu_SLICE_794 \mcu/SLICE_794 ( .D1(\mcu/n21081 ), .C1(\mcu/n222 ), 
    .B1(\mcu/n22172 ), .A1(\mcu/n22173 ), .D0(n11778), .C0(n16312), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21081 ), .F1(\mcu/n18268 ));
  mcu_SLICE_795 \mcu/SLICE_795 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n16487 ), 
    .B1(n11778), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22250 ), 
    .C0(\mcu/n22246 ), .B0(instruction_10), .A0(instruction_11), 
    .F0(\mcu/n16727 ), .F1(\mcu/n22246 ));
  mcu_SLICE_796 \mcu/SLICE_796 ( .D1(\mcu/n16508 ), .C1(\mcu/Z_N_387_6 ), 
    .B1(\mcu/Z_N_387_3 ), .A1(\mcu/Z_N_387_2 ), .D0(instruction_5), 
    .C0(\mcu/s_N_294_5 ), .B0(instruction_4), .A0(\mcu/s_N_294_4 ), 
    .M0(\mcu/Z ), .CE(\mcu/clk_in_c_enable_133 ), .CLK(clk_in_c), 
    .F0(\mcu/n16508 ), .Q0(\mcu/stack_zc_1_1 ), .F1(\mcu/n16596 ));
  mcu_SLICE_797 \mcu/SLICE_797 ( .D1(\mcu/Z_N_387_1 ), .C1(\mcu/n55 ), 
    .B1(\mcu/n16596 ), .A1(\mcu/n16532 ), .C0(instruction_15), 
    .B0(instruction_14), .A0(instruction_13), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_136 ), .CLK(clk_in_c), .F0(\mcu/n55 ), 
    .Q0(\mcu/stack_zc_d0_19_0 ), .F1(\mcu/n16236 ), .Q1(\mcu/stack_zc_19_1 ));
  mcu_SLICE_798 \mcu/SLICE_798 ( .D1(\mcu/n16389 ), .C1(instruction_17), 
    .B1(\mcu/C_N_352_0 ), .A1(\mcu/C ), .D0(\mcu/n56 ), .C0(instruction_13), 
    .B0(instruction_14), .A0(instruction_16), .F0(\mcu/n14413 ), 
    .F1(\mcu/n56 ));
  mcu_SLICE_799 \mcu/SLICE_799 ( .D1(\mcu/n22279 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n9_adj_707 ), .C0(instruction_15), 
    .B0(\mcu/n8050 ), .A0(instruction_12), .F0(\mcu/n22279 ), 
    .F1(\mcu/n22217 ));
  mcu_SLICE_800 \mcu/SLICE_800 ( .C1(instruction_9), .B1(instruction_8), 
    .A1(n2085), .D0(\mcu/C ), .C0(\mcu/n7_adj_500 ), .B0(n11714), 
    .A0(\mcu/n22093 ), .F0(\mcu/n9_adj_777 ), .F1(\mcu/n22093 ));
  mcu_SLICE_801 \mcu/SLICE_801 ( .D1(\mcu/n21098 ), .C1(\mcu/n221 ), 
    .B1(\mcu/n22178 ), .A1(\mcu/n22179 ), .D0(n7726), .C0(n16312), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21098 ), .F1(\mcu/n18452 ));
  mcu_SLICE_802 \mcu/SLICE_802 ( .C1(instruction_8), .B1(instruction_9), 
    .A1(n2085), .D0(\mcu/C ), .C0(\mcu/n7_adj_500 ), .B0(n11714), 
    .A0(\mcu/n22095 ), .F0(\mcu/n9_adj_800 ), .F1(\mcu/n22095 ));
  mcu_SLICE_803 \mcu/SLICE_803 ( .D1(\mcu/n22278 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n9_adj_707 ), .C0(instruction_15), 
    .B0(\mcu/n16484 ), .A0(instruction_12), .F0(\mcu/n22278 ), 
    .F1(\mcu/n22218 ));
  mcu_SLICE_804 \mcu/SLICE_804 ( .D1(\mcu/C ), .C1(\mcu/n14_adj_501 ), 
    .B1(n7908), .A1(\mcu/n22101 ), .C0(instruction_9), .B0(instruction_8), 
    .A0(n2085), .F0(\mcu/n22101 ), .F1(\mcu/n9_adj_1116 ));
  mcu_SLICE_805 \mcu/SLICE_805 ( .D1(\mcu/n4 ), .C1(\mcu/n22278 ), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/n8_adj_708 ), .D0(\mcu/n10_adj_812 ), 
    .C0(\mcu/n8050 ), .B0(instruction_12), .A0(\mcu/clk_in_c_enable_109 ), 
    .F0(\mcu/n4 ), .F1(\mcu/n16_adj_1375 ));
  mcu_SLICE_806 \mcu/SLICE_806 ( .D1(\mcu/C ), .C1(\mcu/n14_adj_501 ), 
    .B1(n7908), .A1(\mcu/n22097 ), .C0(instruction_9), .B0(instruction_8), 
    .A0(n2085), .F0(\mcu/n22097 ), .F1(\mcu/n9_adj_1466 ));
  mcu_SLICE_807 \mcu/SLICE_807 ( .D1(\mcu/n22275 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n8070 ), .C0(instruction_15), 
    .B0(\mcu/n8050 ), .A0(instruction_12), .F0(\mcu/n22275 ), .F1(\mcu/n217 ));
  mcu_SLICE_808 \mcu/SLICE_808 ( .D1(\mcu/st_zc_4 ), .C1(\mcu/st_zc_3 ), 
    .B1(\mcu/n22306 ), .A1(\mcu/st_zc_2 ), .D0(\mcu/n22307 ), .C0(\mcu/n7746 ), 
    .B0(\mcu/n22283 ), .A0(\mcu/n22304 ), .F0(\mcu/clk_in_c_enable_139 ), 
    .F1(\mcu/n7746 ));
  mcu_SLICE_809 \mcu/SLICE_809 ( .D1(n11714), .C1(n11778), .B1(\mcu/n22274 ), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22125 ), .C0(\mcu/n22124 ), 
    .B0(\mcu/n16644 ), .A0(\mcu/n22123 ), .F0(\mcu/n16652 ), .F1(\mcu/n22123 ));
  mcu_SLICE_810 \mcu/SLICE_810 ( .D1(\mcu/n20976 ), .C1(\mcu/n227 ), 
    .B1(\mcu/n22142 ), .A1(\mcu/n22143 ), .D0(n7876), .C0(n11714), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n20976 ), .F1(\mcu/n17348 ));
  mcu_SLICE_811 \mcu/SLICE_811 ( .D1(n7726), .C1(n11714), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n16956 ), .C0(\mcu/n22134 ), 
    .B0(\mcu/n22135 ), .A0(\mcu/n22133 ), .F0(\mcu/n20317 ), .F1(\mcu/n22135 ));
  mcu_SLICE_812 \mcu/SLICE_812 ( .D1(\mcu/n22274 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n8070 ), .C0(instruction_15), 
    .B0(\mcu/n8050 ), .A0(instruction_12), .F0(\mcu/n22274 ), 
    .F1(\mcu/n22215 ));
  mcu_SLICE_813 \mcu/SLICE_813 ( .D1(\mcu/n22273 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n9_adj_707 ), .C0(instruction_15), 
    .B0(\mcu/n8050 ), .A0(instruction_12), .F0(\mcu/n22273 ), 
    .F1(\mcu/n22216 ));
  mcu_SLICE_814 \mcu/SLICE_814 ( .D1(\mcu/n22272 ), .C1(n7908), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n8070 ), .C0(instruction_15), 
    .B0(\mcu/n8050 ), .A0(instruction_12), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_139 ), .CLK(clk_in_c), .F0(\mcu/n22272 ), 
    .Q0(\mcu/stack_zc_d0_16_0 ), .F1(\mcu/n350 ));
  mcu_SLICE_815 \mcu/SLICE_815 ( .D1(\mcu/n22280 ), .C1(\mcu/n22260 ), 
    .B1(\mcu/n11916 ), .A1(\mcu/n22271 ), .D0(\mcu/n8070 ), 
    .C0(instruction_15), .B0(\mcu/n8050 ), .A0(instruction_12), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_133 ), .CLK(clk_in_c), .F0(\mcu/n22271 ), 
    .Q0(\mcu/stack_zc_d0_1_0 ), .F1(\mcu/n22198 ));
  mcu_SLICE_816 \mcu/SLICE_816 ( .D1(n7762), .C1(\mcu/n22221 ), 
    .B1(\mcu/n22261 ), .A1(\mcu/clk_in_c_enable_174 ), .C0(\mcu/n16378 ), 
    .B0(instruction_9), .A0(instruction_8), .F0(\mcu/clk_in_c_enable_58 ), 
    .F1(\mcu/n16378 ));
  mcu_SLICE_817 \mcu/SLICE_817 ( .D1(\mcu/n22273 ), .C1(\mcu/n22270 ), 
    .B1(\mcu/n22243 ), .A1(\mcu/n22279 ), .D0(\mcu/n8070 ), 
    .C0(instruction_15), .B0(instruction_13), .A0(instruction_14), 
    .F0(\mcu/n22270 ), .F1(\mcu/n16590 ));
  mcu_SLICE_818 \mcu/SLICE_818 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n16487 ), 
    .B1(n16392), .A1(\mcu/clk_in_c_enable_174 ), .D0(instruction_7), 
    .C0(\mcu/Z_N_367_7 ), .B0(n7762), .A0(\mcu/n22230 ), 
    .F0(\mcu/n11_adj_828 ), .F1(\mcu/n22230 ));
  mcu_SLICE_819 \mcu/SLICE_819 ( .D1(\mcu/n22322 ), .C1(\mcu/n9_adj_1457 ), 
    .B1(\mcu/n22269 ), .A1(\mcu/n11_adj_1456 ), .D0(instruction_17), 
    .C0(instruction_16), .B0(\mcu/n8050 ), .A0(instruction_12), 
    .F0(\mcu/n22269 ), .F1(\mcu/n15_adj_1455 ));
  mcu_SLICE_820 \mcu/SLICE_820 ( .D1(\mcu/n22279 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n229 ), .C0(\mcu/n22130 ), 
    .B0(\mcu/n22131 ), .A0(\mcu/n22132 ), .F0(\mcu/n16956 ), .F1(\mcu/n22132 ));
  mcu_SLICE_821 \mcu/SLICE_821 ( .D1(\mcu/n22300 ), .C1(\mcu/n10_adj_812 ), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_109 ), .C0(instruction_17), 
    .B0(instruction_16), .A0(instruction_15), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_140 ), .CLK(clk_in_c), .F0(\mcu/n10_adj_812 ), 
    .Q0(\mcu/stack_zc_d0_15_0 ), .F1(\mcu/clk_in_c_enable_113 ), 
    .Q1(\mcu/stack_zc_15_1 ));
  mcu_SLICE_822 \mcu/SLICE_822 ( .D1(\mcu/n22275 ), .C1(\mcu/n22272 ), 
    .B1(\mcu/n6978 ), .A1(\mcu/n22274 ), .D0(\mcu/n10_adj_812 ), 
    .C0(instruction_12), .B0(instruction_14), .A0(instruction_13), 
    .F0(\mcu/n6978 ), .F1(\mcu/n17_adj_1454 ));
  mcu_SLICE_823 \mcu/SLICE_823 ( .D1(\mcu/n22106 ), .C1(\mcu/n22222 ), 
    .B1(n11778), .A1(\mcu/clk_in_c_enable_174 ), .D0(instruction_10), 
    .C0(instruction_11), .B0(n7646), .A0(\mcu/n160 ), .F0(\mcu/n22222 ), 
    .F1(\mcu/clk_in_c_enable_16 ));
  mcu_SLICE_824 \mcu/SLICE_824 ( .D1(\mcu/n22280 ), .C1(\mcu/n16590 ), 
    .B1(\mcu/n15_adj_833 ), .A1(n7762), .D0(instruction_8), .C0(instruction_9), 
    .B0(n7646), .A0(\mcu/n160 ), .F0(\mcu/n15_adj_833 ), 
    .F1(\mcu/clk_in_c_enable_52 ));
  mcu_SLICE_825 \mcu/SLICE_825 ( .D1(instruction_8), .C1(instruction_3), 
    .B1(n7646), .A1(\mcu/n160 ), .D0(instruction_10), .C0(instruction_11), 
    .B0(\mcu/n8789 ), .A0(instruction_9), .F0(\mcu/n16253 ), .F1(\mcu/n8789 ));
  mcu_SLICE_826 \mcu/SLICE_826 ( .D1(instruction_17), .C1(\mcu/n20 ), 
    .B1(instruction_16), .A1(instruction_13), .C0(instruction_15), 
    .B0(instruction_14), .A0(instruction_12), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_129 ), .CLK(clk_in_c), .F0(\mcu/n20 ), 
    .Q0(\mcu/stack_zc_d0_5_0 ), .F1(\mcu/n14414 ));
  mcu_SLICE_827 \mcu/SLICE_827 ( .D1(\mcu/n20074 ), .C1(instruction_12), 
    .B1(\mcu/clk_in_c_enable_174 ), .A1(\mcu/n7_adj_837 ), .C0(instruction_17), 
    .B0(instruction_16), .A0(instruction_13), .F0(\mcu/n7_adj_837 ), 
    .F1(\mcu/n14459 ));
  mcu_SLICE_828 \mcu/SLICE_828 ( .D1(\mcu/n8_adj_849 ), .C1(\mcu/n10_adj_586 ), 
    .B1(n11778), .A1(\mcu/clk_in_c_enable_174 ), .C0(instruction_13), 
    .B0(instruction_14), .A0(instruction_12), .F0(\mcu/n8_adj_849 ), 
    .F1(\mcu/n22249 ));
  mcu_SLICE_829 \mcu/SLICE_829 ( .D1(\mcu/n8627 ), .C1(\mcu/n22082 ), 
    .B1(n11714), .A1(\mcu/n22249 ), .C0(instruction_9), .B0(instruction_8), 
    .A0(n2075), .F0(\mcu/n22082 ), .F1(\mcu/n16644 ));
  mcu_SLICE_830 \mcu/SLICE_830 ( .D1(\mcu/n10_adj_698 ), 
    .C1(\mcu/clk_in_c_enable_109 ), .B1(rst_n_in), .A1(\mcu/jp ), 
    .C0(instruction_17), .B0(instruction_16), .A0(instruction_15), 
    .F0(\mcu/n10_adj_698 ), .F1(\mcu/n22276 ));
  mcu_SLICE_831 \mcu/SLICE_831 ( .D1(\mcu/n8_adj_695 ), .C1(n7726), 
    .B1(\mcu/n10_adj_586 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .C0(instruction_17), .B0(instruction_16), .A0(instruction_15), 
    .F0(\mcu/n10_adj_586 ), .F1(\mcu/n22257 ));
  mcu_SLICE_832 \mcu/SLICE_832 ( .D1(instruction_14), .C1(\mcu/n5_adj_861 ), 
    .B1(instruction_12), .A1(instruction_15), .B0(instruction_16), 
    .A0(instruction_13), .F0(\mcu/n5_adj_861 ), .F1(\mcu/n6_adj_1475 ));
  mcu_SLICE_833 \mcu/SLICE_833 ( .D1(\mcu/n8_adj_695 ), 
    .C1(\mcu/clk_in_c_enable_109 ), .B1(rst_n_in), .A1(\mcu/jp ), 
    .C0(instruction_13), .B0(instruction_14), .A0(instruction_12), 
    .F0(\mcu/n8_adj_695 ), .F1(\mcu/n22277 ));
  mcu_SLICE_834 \mcu/SLICE_834 ( .D1(\mcu/n8_adj_695 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n7726), .A1(\mcu/clk_in_c_enable_174 ), .C0(instruction_17), 
    .B0(instruction_16), .A0(instruction_15), .F0(\mcu/n10_adj_863 ), 
    .F1(\mcu/n22259 ));
  mcu_SLICE_835 \mcu/SLICE_835 ( .D1(\mcu/n9_adj_707 ), .C1(\mcu/n22325 ), 
    .B1(\mcu/n10_adj_698 ), .A1(\mcu/n8_adj_708 ), .C0(instruction_13), 
    .B0(instruction_14), .A0(instruction_12), .F0(\mcu/n8_adj_708 ), 
    .F1(\mcu/n16574 ));
  mcu_SLICE_836 \mcu/SLICE_836 ( .B1(\mcu/Z_N_378_4 ), .A1(\mcu/Z_N_378_2 ), 
    .D0(\mcu/Z_N_378_6 ), .C0(\mcu/n10_adj_871 ), .B0(\mcu/n20080 ), 
    .A0(\mcu/Z_N_378_0 ), .F0(\mcu/Z_N_377 ), .F1(\mcu/n10_adj_871 ));
  mcu_SLICE_837 \mcu/SLICE_837 ( .D1(\mcu/n7066 ), .C1(\mcu/n7_adj_476 ), 
    .B1(n116), .A1(\mcu/s_5_7 ), .D0(n7726), .C0(n7762), .B0(n16421), 
    .A0(\mcu/n160 ), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_148 ), .CLK(clk_in_c), .F0(\mcu/n7066 ), 
    .Q0(\mcu/stack_zc_d0_7_0 ), .F1(\mcu/n6_adj_1512 ), 
    .Q1(\mcu/stack_zc_7_1 ));
  mcu_SLICE_838 \mcu/SLICE_838 ( .D1(\mcu/n21115 ), .C1(\mcu/n220 ), 
    .B1(\mcu/n22184 ), .A1(\mcu/n22185 ), .D0(n16392), .C0(n16312), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21115 ), .F1(\mcu/n18636 ));
  mcu_SLICE_839 \mcu/SLICE_839 ( .D1(\mcu/n8_adj_695 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n16392), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/port_id_7_N_200_7 ), 
    .C0(\mcu/n704 ), .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_926 ), 
    .F1(\mcu/n22233 ));
  mcu_SLICE_840 \mcu/SLICE_840 ( .C1(instruction_7), .B1(\mcu/n19679 ), 
    .A1(\mcu/n19678 ), .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), 
    .B0(n7762), .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_937 ), 
    .F1(\mcu/port_id_7_N_200_0 ));
  mcu_SLICE_841 \mcu/SLICE_841 ( .D1(\mcu/n8_adj_708 ), .C1(\mcu/n9_adj_707 ), 
    .B1(\mcu/n10_adj_586 ), .A1(\mcu/n8050 ), .B0(instruction_17), 
    .A0(instruction_16), .F0(\mcu/n9_adj_707 ), .F1(\mcu/n22260 ));
  mcu_SLICE_842 \mcu/SLICE_842 ( .D1(\mcu/n10_adj_698 ), .C1(\mcu/n16375 ), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_174 ), .B0(instruction_13), 
    .A0(instruction_14), .F0(\mcu/n8050 ), .F1(\mcu/n22256 ));
  mcu_SLICE_843 \mcu/SLICE_843 ( .D1(\mcu/n22328 ), .C1(\mcu/n105 ), 
    .B1(\mcu/n16409 ), .A1(instruction_16), .D0(\mcu/clk_in_c_enable_109 ), 
    .C0(\mcu/clk_in_c_enable_115 ), .B0(\mcu/n1341 ), .A0(\mcu/n1339 ), 
    .F0(\mcu/n21515 ), .F1(\mcu/n1341 ));
  mcu_SLICE_844 \mcu/SLICE_844 ( .D1(\mcu/n16_adj_1375 ), 
    .C1(\mcu/n15_adj_1455 ), .B1(\mcu/n17_adj_1454 ), .A1(\mcu/jp ), 
    .B0(\mcu/n5_adj_964 ), .A0(rst_n_in), .F0(\mcu/clk_in_c_enable_175 ), 
    .F1(\mcu/n5_adj_964 ));
  mcu_SLICE_845 \mcu/SLICE_845 ( .D1(\mcu/n19403 ), .C1(\mcu/n22108 ), 
    .B1(\mcu/n22115 ), .A1(\mcu/n22116 ), .D0(n7908), .C0(\mcu/n20184 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n19421 ), .F1(\mcu/n20184 ));
  mcu_SLICE_846 \mcu/SLICE_846 ( .C1(\mcu/stack_zc_20_1 ), .B1(\mcu/st_zc_1 ), 
    .A1(\mcu/st_zc_0 ), .D0(\mcu/st_zc_2 ), .C0(\mcu/n21 ), .B0(\mcu/st_zc_3 ), 
    .A0(\mcu/n19928 ), .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_142 ), 
    .CLK(clk_in_c), .F0(\mcu/n30 ), .Q0(\mcu/stack_zc_d0_13_0 ), 
    .F1(\mcu/n21 ));
  mcu_SLICE_847 \mcu/SLICE_847 ( .D1(\mcu/n19556 ), .C1(\mcu/n22108 ), 
    .B1(\mcu/n22115 ), .A1(\mcu/n22116 ), .D0(n7908), .C0(\mcu/n20160 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n19570 ), .F1(\mcu/n20160 ));
  mcu_SLICE_848 \mcu/SLICE_848 ( .D1(\mcu/n17348 ), .C1(\mcu/n22144 ), 
    .B1(\mcu/n22146 ), .A1(\mcu/n22147 ), .D0(n11714), .C0(\mcu/n20077 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n17362 ), .F1(\mcu/n20077 ));
  mcu_SLICE_849 \mcu/SLICE_849 ( .D1(\mcu/n17195 ), .C1(\mcu/n22144 ), 
    .B1(\mcu/n22146 ), .A1(\mcu/n22147 ), .D0(n11714), .C0(\mcu/n20164 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n17213 ), .F1(\mcu/n20164 ));
  mcu_SLICE_850 \mcu/SLICE_850 ( .D1(\mcu/n18084 ), .C1(\mcu/n22168 ), 
    .B1(\mcu/n22170 ), .A1(\mcu/n22171 ), .D0(n7762), .C0(\mcu/n20167 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n18098 ), .F1(\mcu/n20167 ));
  mcu_SLICE_851 \mcu/SLICE_851 ( .D1(\mcu/n21132 ), .C1(\mcu/n219 ), 
    .B1(\mcu/n22190 ), .A1(\mcu/n22191 ), .D0(n7876), .C0(n16312), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21132 ), .F1(\mcu/n18820 ));
  mcu_SLICE_852 \mcu/SLICE_852 ( .D1(\mcu/n8070 ), .C1(\mcu/n14417 ), 
    .B1(\mcu/n16236 ), .A1(instruction_12), .B0(instruction_17), 
    .A0(instruction_16), .F0(\mcu/n8070 ), .F1(\mcu/n83_adj_1491 ));
  mcu_SLICE_853 \mcu/SLICE_853 ( .D1(\mcu/n17931 ), .C1(\mcu/n22168 ), 
    .B1(\mcu/n22170 ), .A1(\mcu/n22171 ), .D0(n7762), .C0(\mcu/n20203 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n17949 ), .F1(\mcu/n20203 ));
  mcu_SLICE_854 \mcu/SLICE_854 ( .D1(\mcu/n20914 ), .C1(\mcu/n229 ), 
    .B1(\mcu/n22130 ), .A1(\mcu/n22131 ), .D0(n7726), .C0(n11714), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n20914 ), .F1(\mcu/n16980 ));
  mcu_SLICE_855 \mcu/SLICE_855 ( .D1(\mcu/n18820 ), .C1(\mcu/n22192 ), 
    .B1(\mcu/n22194 ), .A1(\mcu/n22195 ), .D0(n16312), .C0(\mcu/n20324 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n18834 ), .F1(\mcu/n20324 ));
  mcu_SLICE_856 \mcu/SLICE_856 ( .D1(\mcu/n8773 ), .C1(instruction_9), 
    .B1(instruction_11), .A1(instruction_10), .D0(instruction_8), .C0(n7646), 
    .B0(instruction_3), .A0(\mcu/n160 ), .F0(\mcu/n8773 ), .F1(\mcu/n22083 ));
  mcu_SLICE_857 \mcu/SLICE_857 ( .D1(\mcu/n18667 ), .C1(\mcu/n22192 ), 
    .B1(\mcu/n22194 ), .A1(\mcu/n22195 ), .D0(n16312), .C0(\mcu/n20358 ), 
    .B0(n7876), .A0(\mcu/n22264 ), .F0(\mcu/n18685 ), .F1(\mcu/n20358 ));
  mcu_SLICE_858 \mcu/SLICE_858 ( .D1(\mcu/n13_adj_744 ), 
    .C1(\mcu/n13_adj_748 ), .B1(n7908), .A1(\mcu/n22119 ), .D0(n7726), 
    .C0(n7646), .B0(instruction_3), .A0(\mcu/n160 ), .F0(\mcu/n22119 ), 
    .F1(\mcu/n10_adj_1269 ));
  mcu_SLICE_859 \mcu/SLICE_859 ( .D1(\mcu/n8_adj_695 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n7876), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/port_id_7_N_200_7 ), 
    .C0(\mcu/n704 ), .B0(n7762), .A0(\mcu/n22239 ), .F0(\mcu/n10_adj_1100 ), 
    .F1(\mcu/n22239 ));
  mcu_SLICE_860 \mcu/SLICE_860 ( .D1(\mcu/n20955 ), .C1(\mcu/n228 ), 
    .B1(\mcu/n22136 ), .A1(\mcu/n22137 ), .D0(n16392), .C0(n11714), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n20955 ), .F1(\mcu/n17164 ));
  mcu_SLICE_861 \mcu/SLICE_861 ( .D1(\mcu/n21170 ), .C1(\mcu/n218 ), 
    .B1(\mcu/n22207 ), .A1(\mcu/n22208 ), .D0(n11778), .C0(n7908), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21170 ), .F1(\mcu/n19004 ));
  mcu_SLICE_862 \mcu/SLICE_862 ( .D1(\mcu/n17370 ), .C1(\mcu/n226 ), 
    .B1(\mcu/n22148 ), .A1(\mcu/n22149 ), .D0(n7762), .C0(\mcu/n8627 ), 
    .B0(n11778), .A0(n2075), .F0(\mcu/n17370 ), .F1(\mcu/n17379 ));
  mcu_SLICE_863 \mcu/SLICE_863 ( .D1(\mcu/n18106 ), .C1(\mcu/n222 ), 
    .B1(\mcu/n22172 ), .A1(\mcu/n22173 ), .D0(\mcu/n8627 ), .C0(n16312), 
    .B0(n11778), .A0(n2075), .F0(\mcu/n18106 ), .F1(\mcu/n18115 ));
  mcu_SLICE_864 \mcu/SLICE_864 ( .D1(\mcu/n18842 ), .C1(\mcu/n218 ), 
    .B1(\mcu/n22207 ), .A1(\mcu/n22208 ), .D0(\mcu/n8627 ), .C0(n7908), 
    .B0(n11778), .A0(n2075), .F0(\mcu/n18842 ), .F1(\mcu/n18851 ));
  mcu_SLICE_865 \mcu/SLICE_865 ( .B1(instruction_13), .A1(\mcu/n21186 ), 
    .D0(instruction_16), .C0(instruction_15), .B0(instruction_12), 
    .A0(instruction_14), .M0(\mcu/Z ), .CE(\mcu/clk_in_c_enable_141 ), 
    .CLK(clk_in_c), .F0(\mcu/n21186 ), .Q0(\mcu/stack_zc_14_1 ), 
    .F1(\mcu/n21187 ));
  mcu_SLICE_866 \mcu/SLICE_866 ( .D1(n7726), .C1(n7908), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n19164 ), .C0(\mcu/n22218 ), 
    .B0(\mcu/n22219 ), .A0(\mcu/n22214 ), .F0(\mcu/n20268 ), .F1(\mcu/n22219 ));
  mcu_SLICE_867 \mcu/SLICE_867 ( .D1(\mcu/n18796 ), .C1(\mcu/n22194 ), 
    .B1(\mcu/n22195 ), .A1(\mcu/n22193 ), .D0(n7876), .C0(\mcu/n20349 ), 
    .B0(\mcu/n22266 ), .A0(n16312), .F0(\mcu/n18809 ), .F1(\mcu/n20349 ));
  mcu_SLICE_868 \mcu/SLICE_868 ( .D1(\mcu/n18612 ), .C1(\mcu/n22188 ), 
    .B1(\mcu/n22189 ), .A1(\mcu/n22187 ), .D0(n16392), .C0(\mcu/n20366 ), 
    .B0(\mcu/n22266 ), .A0(n16312), .F0(\mcu/n18625 ), .F1(\mcu/n20366 ));
  mcu_SLICE_869 \mcu/SLICE_869 ( .D1(\mcu/n17002 ), .C1(\mcu/n228 ), 
    .B1(\mcu/n22136 ), .A1(\mcu/n22137 ), .D0(\mcu/n8647 ), .C0(n11714), 
    .B0(n16392), .A0(n2075), .F0(\mcu/n17002 ), .F1(\mcu/n17011 ));
  mcu_SLICE_870 \mcu/SLICE_870 ( .D1(\mcu/n17738 ), .C1(\mcu/n224 ), 
    .B1(\mcu/n22160 ), .A1(\mcu/n22161 ), .D0(n7762), .C0(\mcu/n8647 ), 
    .B0(n16392), .A0(n2075), .F0(\mcu/n17738 ), .F1(\mcu/n17747 ));
  mcu_SLICE_871 \mcu/SLICE_871 ( .D1(\mcu/n18474 ), .C1(\mcu/n220 ), 
    .B1(\mcu/n22184 ), .A1(\mcu/n22185 ), .D0(\mcu/n8647 ), .C0(n16312), 
    .B0(n16392), .A0(n2075), .F0(\mcu/n18474 ), .F1(\mcu/n18483 ));
  mcu_SLICE_872 \mcu/SLICE_872 ( .D1(\mcu/n18368 ), .C1(\mcu/n22182 ), 
    .B1(\mcu/n22183 ), .A1(\mcu/n22181 ), .D0(n7726), .C0(\mcu/n20089 ), 
    .B0(\mcu/n22266 ), .A0(n16312), .F0(\mcu/n18361 ), .F1(\mcu/n20089 ));
  mcu_SLICE_873 \mcu/SLICE_873 ( .D1(\mcu/n19210 ), .C1(\mcu/n216 ), 
    .B1(\mcu/n22111 ), .A1(\mcu/n22110 ), .D0(\mcu/n22083 ), .C0(n7908), 
    .B0(n16392), .A0(n2075), .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_132 ), 
    .CLK(clk_in_c), .F0(\mcu/n19210 ), .Q0(\mcu/stack_zc_d0_2_0 ), 
    .F1(\mcu/n19219 ));
  mcu_SLICE_874 \mcu/SLICE_874 ( .D1(\mcu/s_N_294_4 ), .C1(\mcu/s_N_294_5 ), 
    .B1(\mcu/s_N_294_2 ), .A1(\mcu/s_N_294_1 ), .D0(\mcu/n21795 ), 
    .C0(\mcu/s_N_294_6 ), .B0(\mcu/n10_adj_1133 ), .A0(\mcu/s_N_294_3 ), 
    .F0(\mcu/n21796 ), .F1(\mcu/n10_adj_1133 ));
  mcu_SLICE_875 \mcu/SLICE_875 ( .D1(\mcu/n18244 ), .C1(\mcu/n22176 ), 
    .B1(\mcu/n22177 ), .A1(\mcu/n22175 ), .D0(n11778), .C0(\mcu/n20144 ), 
    .B0(\mcu/n22266 ), .A0(n16312), .F0(\mcu/n18257 ), .F1(\mcu/n20144 ));
  mcu_SLICE_876 \mcu/SLICE_876 ( .D1(\mcu/n14_adj_705 ), 
    .C1(\mcu/n14_adj_711 ), .B1(n16312), .A1(\mcu/n22118 ), .D0(n7876), 
    .C0(n7646), .B0(instruction_3), .A0(\mcu/n160 ), .F0(\mcu/n22118 ), 
    .F1(\mcu/n10_adj_1033 ));
  mcu_SLICE_877 \mcu/SLICE_877 ( .D1(n7646), .C1(instruction_0), 
    .B1(instruction_2), .A1(instruction_1), .D0(\mcu/n22205 ), .C0(n7908), 
    .B0(n11778), .A0(\mcu/n22261 ), .F0(\mcu/clk_in_c_enable_88 ), 
    .F1(\mcu/n22261 ));
  mcu_SLICE_878 \mcu/SLICE_878 ( .D1(\mcu/n17186 ), .C1(\mcu/n227 ), 
    .B1(\mcu/n22142 ), .A1(\mcu/n22143 ), .D0(n11714), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7876), .F0(\mcu/n17186 ), .F1(\mcu/n17195 ));
  mcu_SLICE_879 \mcu/SLICE_879 ( .D1(\mcu/n22271 ), .C1(\mcu/n11916 ), 
    .B1(\mcu/n22260 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22205 ), 
    .C0(n7762), .B0(n11778), .A0(\mcu/n22261 ), .F0(\mcu/clk_in_c_enable_40 ), 
    .F1(\mcu/n22205 ));
  mcu_SLICE_880 \mcu/SLICE_880 ( .D1(\mcu/n18060 ), .C1(\mcu/n22170 ), 
    .B1(\mcu/n22171 ), .A1(\mcu/n22169 ), .D0(n7876), .C0(\mcu/n20177 ), 
    .B0(\mcu/n22266 ), .A0(n7762), .F0(\mcu/n18073 ), .F1(\mcu/n20177 ));
  mcu_SLICE_881 \mcu/SLICE_881 ( .D1(\mcu/n17922 ), .C1(\mcu/n223 ), 
    .B1(\mcu/n22166 ), .A1(\mcu/n22167 ), .D0(n7762), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7876), .F0(\mcu/n17922 ), .F1(\mcu/n17931 ));
  mcu_SLICE_882 \mcu/SLICE_882 ( .D1(\mcu/n18658 ), .C1(\mcu/n219 ), 
    .B1(\mcu/n22190 ), .A1(\mcu/n22191 ), .D0(n16312), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7876), .F0(\mcu/n18658 ), .F1(\mcu/n18667 ));
  mcu_SLICE_883 \mcu/SLICE_883 ( .D1(\mcu/n16818 ), .C1(\mcu/n229 ), 
    .B1(\mcu/n22130 ), .A1(\mcu/n22131 ), .D0(n11714), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7726), .F0(\mcu/n16818 ), .F1(\mcu/n16827 ));
  mcu_SLICE_884 \mcu/SLICE_884 ( .D1(\mcu/n17876 ), .C1(\mcu/n22164 ), 
    .B1(\mcu/n22165 ), .A1(\mcu/n22163 ), .D0(n16392), .C0(\mcu/n20258 ), 
    .B0(\mcu/n22266 ), .A0(n7762), .F0(\mcu/n17889 ), .F1(\mcu/n20258 ));
  mcu_SLICE_885 \mcu/SLICE_885 ( .D1(\mcu/n17692 ), .C1(\mcu/n22158 ), 
    .B1(\mcu/n22159 ), .A1(\mcu/n22157 ), .D0(n7726), .C0(\mcu/n20312 ), 
    .B0(\mcu/n22266 ), .A0(n7762), .F0(\mcu/n17705 ), .F1(\mcu/n20312 ));
  mcu_SLICE_886 \mcu/SLICE_886 ( .D1(\mcu/n17554 ), .C1(\mcu/n225 ), 
    .B1(\mcu/n22154 ), .A1(\mcu/n22155 ), .D0(n7762), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7726), .F0(\mcu/n17554 ), .F1(\mcu/n17563 ));
  mcu_SLICE_887 \mcu/SLICE_887 ( .D1(\mcu/n18290 ), .C1(\mcu/n221 ), 
    .B1(\mcu/n22178 ), .A1(\mcu/n22179 ), .D0(n16312), .C0(n2075), 
    .B0(\mcu/n22227 ), .A0(n7726), .F0(\mcu/n18290 ), .F1(\mcu/n18299 ));
  mcu_SLICE_888 \mcu/SLICE_888 ( .D1(\mcu/n8_adj_695 ), .C1(\mcu/n10_adj_863 ), 
    .B1(n11778), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/port_id_7_N_200_7 ), 
    .C0(\mcu/n704 ), .B0(n16312), .A0(\mcu/n22252 ), .F0(\mcu/n10_adj_1156 ), 
    .F1(\mcu/n22252 ));
  mcu_SLICE_889 \mcu/SLICE_889 ( .D1(\mcu/n19348 ), .C1(\mcu/n22121 ), 
    .B1(\mcu/n22122 ), .A1(\mcu/n22120 ), .D0(n16392), .C0(\mcu/n20194 ), 
    .B0(\mcu/n22266 ), .A0(n7908), .F0(\mcu/n19361 ), .F1(\mcu/n20194 ));
  mcu_SLICE_890 \mcu/SLICE_890 ( .C1(instruction_7), .B1(\mcu/n19634 ), 
    .A1(\mcu/n19633 ), .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), 
    .B0(n7908), .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_1197 ), 
    .F1(\mcu/port_id_7_N_200_7 ));
  mcu_SLICE_891 \mcu/SLICE_891 ( .D1(\mcu/n21201 ), .C1(\mcu/n217 ), 
    .B1(\mcu/n22215 ), .A1(\mcu/n22216 ), .D0(n7726), .C0(n7908), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21201 ), .F1(\mcu/n19188 ));
  mcu_SLICE_892 \mcu/SLICE_892 ( .D1(\mcu/n17379 ), .C1(\mcu/n22150 ), 
    .B1(\mcu/n22152 ), .A1(\mcu/n22153 ), .D0(n7762), .C0(\mcu/n20384 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n17397 ), .F1(\mcu/n20384 ));
  mcu_SLICE_893 \mcu/SLICE_893 ( .D1(\mcu/n18268 ), .C1(\mcu/n22174 ), 
    .B1(\mcu/n22176 ), .A1(\mcu/n22177 ), .D0(n16312), .C0(\mcu/n20128 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n18282 ), .F1(\mcu/n20128 ));
  mcu_SLICE_894 \mcu/SLICE_894 ( .D1(\mcu/n17532 ), .C1(\mcu/n22150 ), 
    .B1(\mcu/n22152 ), .A1(\mcu/n22153 ), .D0(n7762), .C0(\mcu/n20354 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n17546 ), .F1(\mcu/n20354 ));
  mcu_SLICE_895 \mcu/SLICE_895 ( .D1(\mcu/n18115 ), .C1(\mcu/n22174 ), 
    .B1(\mcu/n22176 ), .A1(\mcu/n22177 ), .D0(n16312), .C0(\mcu/n20155 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n18133 ), .F1(\mcu/n20155 ));
  mcu_SLICE_896 \mcu/SLICE_896 ( .D1(\mcu/n19004 ), .C1(\mcu/n22210 ), 
    .B1(\mcu/n22212 ), .A1(\mcu/n22213 ), .D0(n7908), .C0(\mcu/n20292 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n19018 ), .F1(\mcu/n20292 ));
  mcu_SLICE_897 \mcu/SLICE_897 ( .D1(\mcu/n18851 ), .C1(\mcu/n22210 ), 
    .B1(\mcu/n22212 ), .A1(\mcu/n22213 ), .D0(n7908), .C0(\mcu/n20321 ), 
    .B0(n11778), .A0(\mcu/n22264 ), .F0(\mcu/n18869 ), .F1(\mcu/n20321 ));
  mcu_SLICE_898 \mcu/SLICE_898 ( .D1(\mcu/n16980 ), .C1(\mcu/n22132 ), 
    .B1(\mcu/n22134 ), .A1(\mcu/n22135 ), .D0(n11714), .C0(\mcu/n20302 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n16994 ), .F1(\mcu/n20302 ));
  mcu_SLICE_899 \mcu/SLICE_899 ( .D1(\mcu/n16827 ), .C1(\mcu/n22132 ), 
    .B1(\mcu/n22134 ), .A1(\mcu/n22135 ), .D0(n11714), .C0(\mcu/n20375 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n16845 ), .F1(\mcu/n20375 ));
  mcu_SLICE_900 \mcu/SLICE_900 ( .D1(\mcu/n17716 ), .C1(\mcu/n22156 ), 
    .B1(\mcu/n22158 ), .A1(\mcu/n22159 ), .D0(n7762), .C0(\mcu/n20297 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n17730 ), .F1(\mcu/n20297 ));
  mcu_SLICE_901 \mcu/SLICE_901 ( .D1(\mcu/n17563 ), .C1(\mcu/n22156 ), 
    .B1(\mcu/n22158 ), .A1(\mcu/n22159 ), .D0(n7762), .C0(\mcu/n20346 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n17581 ), .F1(\mcu/n20346 ));
  mcu_SLICE_902 \mcu/SLICE_902 ( .D1(\mcu/n18452 ), .C1(\mcu/n22180 ), 
    .B1(\mcu/n22182 ), .A1(\mcu/n22183 ), .D0(n16312), .C0(\mcu/n20382 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n18466 ), .F1(\mcu/n20382 ));
  mcu_SLICE_903 \mcu/SLICE_903 ( .D1(\mcu/n18299 ), .C1(\mcu/n22180 ), 
    .B1(\mcu/n22182 ), .A1(\mcu/n22183 ), .D0(n16312), .C0(\mcu/n20095 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n18317 ), .F1(\mcu/n20095 ));
  mcu_SLICE_904 \mcu/SLICE_904 ( .D1(\mcu/n19188 ), .C1(\mcu/n22217 ), 
    .B1(\mcu/n22218 ), .A1(\mcu/n22219 ), .D0(n7908), .C0(\mcu/n20263 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n19202 ), .F1(\mcu/n20263 ));
  mcu_SLICE_905 \mcu/SLICE_905 ( .D1(\mcu/n19035 ), .C1(\mcu/n22217 ), 
    .B1(\mcu/n22218 ), .A1(\mcu/n22219 ), .D0(n7908), .C0(\mcu/n20285 ), 
    .B0(n7726), .A0(\mcu/n22264 ), .F0(\mcu/n19053 ), .F1(\mcu/n20285 ));
  mcu_SLICE_906 \mcu/SLICE_906 ( .D1(\mcu/n21226 ), .C1(\mcu/n216 ), 
    .B1(\mcu/n22111 ), .A1(\mcu/n22110 ), .D0(n16392), .C0(n7908), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21226 ), .F1(\mcu/n19372 ));
  mcu_SLICE_907 \mcu/SLICE_907 ( .B1(\mcu/Z_N_367_1 ), .A1(\mcu/Z_N_367_5 ), 
    .D0(\mcu/Z_N_367_0 ), .C0(instruction_12), .B0(\mcu/Z_N_367_7 ), 
    .A0(\mcu/n16522 ), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_144 ), .CLK(clk_in_c), .F0(\mcu/n16_adj_848 ), 
    .Q0(\mcu/stack_zc_d0_11_0 ), .F1(\mcu/n16522 ), .Q1(\mcu/stack_zc_11_1 ));
  mcu_SLICE_908 \mcu/SLICE_908 ( .D1(\mcu/n22278 ), .C1(n7908), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n19532 ), .C0(\mcu/n22115 ), 
    .B0(\mcu/n22116 ), .A0(\mcu/n22114 ), .F0(\mcu/n20170 ), .F1(\mcu/n22115 ));
  mcu_SLICE_909 \mcu/SLICE_909 ( .D1(\mcu/n22279 ), .C1(n7908), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n215 ), .C0(\mcu/n22113 ), 
    .B0(\mcu/n22112 ), .A0(\mcu/n22108 ), .F0(\mcu/n19532 ), .F1(\mcu/n22108 ));
  mcu_SLICE_910 \mcu/SLICE_910 ( .D1(\mcu/n22221 ), .C1(\mcu/n22281 ), 
    .B1(\mcu/n22261 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22271 ), 
    .C0(\mcu/n11916 ), .B0(\mcu/n22269 ), .A0(\mcu/n22270 ), .F0(\mcu/n22221 ), 
    .F1(\mcu/clk_in_c_enable_106 ));
  mcu_SLICE_911 \mcu/SLICE_911 ( .D1(\mcu/n22279 ), .C1(n7908), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n216 ), .C0(\mcu/n22111 ), 
    .B0(\mcu/n22110 ), .A0(\mcu/n22107 ), .F0(\mcu/n19348 ), .F1(\mcu/n22107 ));
  mcu_SLICE_912 \mcu/SLICE_912 ( .D1(instruction_7), .C1(instruction_5), 
    .B1(instruction_6), .A1(instruction_4), .B0(instruction_15), 
    .A0(\mcu/n16122 ), .F0(\mcu/n16558 ), .F1(\mcu/n16122 ));
  mcu_SLICE_913 \mcu/SLICE_913 ( .D1(\mcu/n16409 ), .C1(instruction_17), 
    .B1(\mcu/n22319 ), .A1(instruction_12), .C0(rst_n_in), 
    .B0(\mcu/clk_in_c_enable_109 ), .A0(\mcu/jp ), .F0(\mcu/n16409 ), 
    .F1(\mcu/n1339 ));
  mcu_SLICE_914 \mcu/SLICE_914 ( .D1(\mcu/n21255 ), .C1(\mcu/n215 ), 
    .B1(\mcu/n22113 ), .A1(\mcu/n22112 ), .D0(n7876), .C0(n7908), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21255 ), .F1(\mcu/n19556 ));
  mcu_SLICE_915 \mcu/SLICE_915 ( .D1(\mcu/n22278 ), .C1(n7908), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n218 ), .C0(\mcu/n22212 ), 
    .B0(\mcu/n22213 ), .A0(\mcu/n22211 ), .F0(\mcu/n19022 ), .F1(\mcu/n22212 ));
  mcu_SLICE_916 \mcu/SLICE_916 ( .D1(\mcu/n216 ), .C1(\mcu/n22121 ), 
    .B1(\mcu/n22122 ), .A1(\mcu/n22120 ), .D0(n16392), .C0(n7908), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22120 ), 
    .F1(\mcu/n19390 ));
  mcu_SLICE_917 \mcu/SLICE_917 ( .D1(\mcu/n224 ), .C1(\mcu/n22164 ), 
    .B1(\mcu/n22165 ), .A1(\mcu/n22163 ), .D0(n16392), .C0(n7762), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22163 ), 
    .F1(\mcu/n17918 ));
  mcu_SLICE_918 \mcu/SLICE_918 ( .D1(\mcu/n220 ), .C1(\mcu/n22188 ), 
    .B1(\mcu/n22189 ), .A1(\mcu/n22187 ), .D0(n16392), .C0(n16312), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22187 ), 
    .F1(\mcu/n18654 ));
  mcu_SLICE_919 \mcu/SLICE_919 ( .D1(\mcu/n215 ), .C1(\mcu/n22115 ), 
    .B1(\mcu/n22116 ), .A1(\mcu/n22114 ), .D0(n7876), .C0(n7908), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22114 ), 
    .F1(\mcu/n19574 ));
  mcu_SLICE_920 \mcu/SLICE_920 ( .D1(\mcu/n22275 ), .C1(n11714), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22125 ), .C0(\mcu/n22124 ), 
    .B0(\mcu/n22126 ), .A0(\mcu/n22123 ), .F0(\mcu/n16672 ), .F1(\mcu/n22126 ));
  mcu_SLICE_921 \mcu/SLICE_921 ( .D1(\mcu/n22278 ), .C1(n11714), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22127 ), .C0(\mcu/n22128 ), 
    .B0(\mcu/n16672 ), .A0(\mcu/n22129 ), .F0(\mcu/n20152 ), .F1(\mcu/n22128 ));
  mcu_SLICE_922 \mcu/SLICE_922 ( .D1(\mcu/n223 ), .C1(\mcu/n22170 ), 
    .B1(\mcu/n22171 ), .A1(\mcu/n22169 ), .D0(n7876), .C0(n7762), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22169 ), 
    .F1(\mcu/n18102 ));
  mcu_SLICE_923 \mcu/SLICE_923 ( .D1(\mcu/n10_adj_698 ), .C1(\mcu/n22277 ), 
    .B1(n11778), .A1(n11714), .D0(\mcu/n22127 ), .C0(\mcu/n22128 ), 
    .B0(\mcu/n22126 ), .A0(\mcu/n22129 ), .F0(\mcu/n16814 ), .F1(\mcu/n22127 ));
  mcu_SLICE_924 \mcu/SLICE_924 ( .D1(\mcu/n219 ), .C1(\mcu/n22194 ), 
    .B1(\mcu/n22195 ), .A1(\mcu/n22193 ), .D0(n7876), .C0(n16312), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22193 ), 
    .F1(\mcu/n18838 ));
  mcu_SLICE_925 \mcu/SLICE_925 ( .D1(\mcu/n222 ), .C1(\mcu/n22176 ), 
    .B1(\mcu/n22177 ), .A1(\mcu/n22175 ), .D0(n11778), .C0(n16312), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22175 ), 
    .F1(\mcu/n18286 ));
  mcu_SLICE_926 \mcu/SLICE_926 ( .D1(\mcu/n2063 ), .C1(\mcu/C_N_342_1 ), 
    .B1(\mcu/s_N_294_1 ), .A1(\mcu/out_port_7_N_217_0 ), .C0(instruction_11), 
    .B0(\mcu/n14_adj_501 ), .A0(\mcu/n7_adj_500 ), 
    .F0(\mcu/out_port_7_N_217_0 ), .F1(\mcu/n4_adj_1602 ));
  mcu_SLICE_927 \mcu/SLICE_927 ( .D1(\mcu/n18980 ), .C1(\mcu/n22212 ), 
    .B1(\mcu/n22213 ), .A1(\mcu/n22211 ), .D0(n11778), .C0(n7908), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22211 ), 
    .F1(\mcu/n20305 ));
  mcu_SLICE_928 \mcu/SLICE_928 ( .D1(\mcu/n225 ), .C1(\mcu/n22158 ), 
    .B1(\mcu/n22159 ), .A1(\mcu/n22157 ), .D0(n7726), .C0(n7762), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22157 ), 
    .F1(\mcu/n17734 ));
  mcu_SLICE_929 \mcu/SLICE_929 ( .D1(\mcu/n221 ), .C1(\mcu/n22182 ), 
    .B1(\mcu/n22183 ), .A1(\mcu/n22181 ), .D0(n7726), .C0(n16312), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22181 ), 
    .F1(\mcu/n18321 ));
  mcu_SLICE_930 \mcu/SLICE_930 ( .D1(\mcu/n217 ), .C1(\mcu/n22218 ), 
    .B1(\mcu/n22219 ), .A1(\mcu/n22214 ), .D0(n7726), .C0(n7908), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22214 ), 
    .F1(\mcu/n19206 ));
  mcu_SLICE_931 \mcu/SLICE_931 ( .D1(n16392), .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(rst_n_in), .A1(\mcu/jp ), .D0(n7908), .C0(\mcu/n15_adj_833 ), 
    .B0(\mcu/n22280 ), .A0(\mcu/n22221 ), .F0(\mcu/clk_in_c_enable_100 ), 
    .F1(\mcu/n22280 ));
  mcu_SLICE_932 \mcu/SLICE_932 ( .D1(\mcu/n22273 ), .C1(n11714), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22125 ), .C0(\mcu/n22124 ), 
    .B0(\mcu/n16792 ), .A0(\mcu/n22123 ), .F0(\mcu/n16800 ), .F1(\mcu/n22124 ));
  mcu_SLICE_933 \mcu/SLICE_933 ( .D1(\mcu/n19219 ), .C1(\mcu/n22107 ), 
    .B1(\mcu/n22121 ), .A1(\mcu/n22122 ), .D0(n16392), .C0(n7908), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_586 ), .F0(\mcu/n22122 ), 
    .F1(\mcu/n20251 ));
  mcu_SLICE_934 \mcu/SLICE_934 ( .D1(\mcu/n22279 ), .C1(n7908), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n218 ), .C0(\mcu/n22207 ), 
    .B0(\mcu/n22208 ), .A0(\mcu/n22210 ), .F0(\mcu/n18980 ), .F1(\mcu/n22210 ));
  mcu_SLICE_935 \mcu/SLICE_935 ( .D1(\mcu/n17011 ), .C1(\mcu/n22138 ), 
    .B1(\mcu/n22140 ), .A1(\mcu/n22141 ), .D0(n16392), .C0(n11714), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_586 ), .F0(\mcu/n22141 ), 
    .F1(\mcu/n20289 ));
  mcu_SLICE_936 \mcu/SLICE_936 ( .D1(\mcu/n17747 ), .C1(\mcu/n22162 ), 
    .B1(\mcu/n22164 ), .A1(\mcu/n22165 ), .D0(n16392), .C0(n7762), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_586 ), .F0(\mcu/n22165 ), 
    .F1(\mcu/n20287 ));
  mcu_SLICE_937 \mcu/SLICE_937 ( .D1(\mcu/n18483 ), .C1(\mcu/n22186 ), 
    .B1(\mcu/n22188 ), .A1(\mcu/n22189 ), .D0(n16392), .C0(n16312), 
    .B0(\mcu/n22277 ), .A0(\mcu/n10_adj_586 ), .F0(\mcu/n22189 ), 
    .F1(\mcu/n20377 ));
  mcu_SLICE_938 \mcu/SLICE_938 ( .D1(\mcu/n22279 ), .C1(n16312), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n219 ), .C0(\mcu/n22190 ), 
    .B0(\mcu/n22191 ), .A0(\mcu/n22192 ), .F0(\mcu/n18796 ), .F1(\mcu/n22192 ));
  mcu_SLICE_939 \mcu/SLICE_939 ( .D1(\mcu/n22279 ), .C1(n16312), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n220 ), .C0(\mcu/n22184 ), 
    .B0(\mcu/n22185 ), .A0(\mcu/n22186 ), .F0(\mcu/n18612 ), .F1(\mcu/n22186 ));
  mcu_SLICE_940 \mcu/SLICE_940 ( .D1(\mcu/n22279 ), .C1(n16312), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n221 ), .C0(\mcu/n22178 ), 
    .B0(\mcu/n22179 ), .A0(\mcu/n22180 ), .F0(\mcu/n18368 ), .F1(\mcu/n22180 ));
  mcu_SLICE_941 \mcu/SLICE_941 ( .D1(\mcu/n22279 ), .C1(n16312), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n222 ), .C0(\mcu/n22172 ), 
    .B0(\mcu/n22173 ), .A0(\mcu/n22174 ), .F0(\mcu/n18244 ), .F1(\mcu/n22174 ));
  mcu_SLICE_942 \mcu/SLICE_942 ( .C1(instruction_17), .B1(instruction_16), 
    .A1(instruction_15), .D0(\mcu/n21529 ), .C0(instruction_12), 
    .B0(\mcu/n21532 ), .A0(\mcu/n7_adj_1458 ), .M0(\mcu/Z ), 
    .CE(\mcu/clk_in_c_enable_129 ), .CLK(clk_in_c), .F0(\mcu/n11_adj_1456 ), 
    .Q0(\mcu/stack_zc_5_1 ), .F1(\mcu/n21529 ));
  mcu_SLICE_943 \mcu/SLICE_943 ( .D1(n11714), .C1(\mcu/n22260 ), 
    .B1(\mcu/n11916 ), .A1(\mcu/n22271 ), .D0(\mcu/n22222 ), .C0(\mcu/n22106 ), 
    .B0(\mcu/clk_in_c_enable_174 ), .A0(n16392), .F0(\mcu/clk_in_c_enable_28 ), 
    .F1(\mcu/n22106 ));
  mcu_SLICE_944 \mcu/SLICE_944 ( .D1(\mcu/n22279 ), .C1(n7762), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n223 ), .C0(\mcu/n22166 ), 
    .B0(\mcu/n22167 ), .A0(\mcu/n22168 ), .F0(\mcu/n18060 ), .F1(\mcu/n22168 ));
  mcu_SLICE_945 \mcu/SLICE_945 ( .C1(\mcu/n50 ), .B1(instruction_12), 
    .A1(instruction_13), .D0(\mcu/n53 ), .C0(instruction_16), 
    .B0(\mcu/n14425 ), .A0(instruction_17), .F0(\mcu/n75 ), .F1(\mcu/n14425 ));
  mcu_SLICE_946 \mcu/SLICE_946 ( .D1(\mcu/n22298 ), .C1(\mcu/st_zc_2 ), 
    .B1(\mcu/stack_zc_d0_20_0 ), .A1(\mcu/n19931 ), .D0(\mcu/st_zc_3 ), 
    .C0(\mcu/st_zc_4 ), .B0(\mcu/n22 ), .A0(\mcu/n19946 ), 
    .F0(\mcu/C_N_352_0 ), .F1(\mcu/n22 ));
  mcu_SLICE_947 \mcu/SLICE_947 ( .D1(\mcu/n22279 ), .C1(n7762), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n224 ), .C0(\mcu/n22160 ), 
    .B0(\mcu/n22161 ), .A0(\mcu/n22162 ), .F0(\mcu/n17876 ), .F1(\mcu/n22162 ));
  mcu_SLICE_948 \mcu/SLICE_948 ( .D1(\mcu/n22279 ), .C1(n7762), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n225 ), .C0(\mcu/n22154 ), 
    .B0(\mcu/n22155 ), .A0(\mcu/n22156 ), .F0(\mcu/n17692 ), .F1(\mcu/n22156 ));
  mcu_SLICE_949 \mcu/SLICE_949 ( .D1(\mcu/C_N_342_6 ), .C1(instruction_11), 
    .B1(\mcu/n14_adj_709 ), .A1(\mcu/n7_adj_476 ), .D0(\mcu/n16622 ), 
    .C0(\mcu/n22226 ), .B0(\mcu/n22224 ), .A0(\mcu/n22225 ), .F0(\mcu/n20344 ), 
    .F1(\mcu/n22225 ));
  mcu_SLICE_950 \mcu/SLICE_950 ( .D1(instruction_6), .C1(instruction_11), 
    .B1(\mcu/n14_adj_709 ), .A1(\mcu/n7_adj_476 ), .D0(\mcu/Z_N_387_7 ), 
    .C0(\mcu/Z_N_387_6 ), .B0(\mcu/Z_N_387_4 ), .A0(\mcu/Z_N_387_5 ), 
    .M0(\mcu/Z ), .CE(\mcu/clk_in_c_enable_146 ), .CLK(clk_in_c), 
    .F0(\mcu/n14_adj_1526 ), .Q0(\mcu/stack_zc_9_1 ), .F1(\mcu/Z_N_387_6 ));
  mcu_SLICE_951 \mcu/SLICE_951 ( .D1(\mcu/n2312 ), .C1(\mcu/n2316 ), 
    .B1(\mcu/n2311 ), .A1(\mcu/n2315 ), .D0(\mcu/n2322 ), .C0(\mcu/n16520 ), 
    .B0(\mcu/n4_adj_1536 ), .A0(\mcu/n16518 ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_146 ), .CLK(clk_in_c), .F0(\mcu/n2323 ), 
    .Q0(\mcu/stack_zc_d0_9_0 ), .F1(\mcu/n16520 ));
  mcu_SLICE_952 \mcu/SLICE_952 ( .D1(\mcu/n22275 ), .C1(n7908), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n19394 ), .C0(\mcu/n215 ), 
    .B0(\mcu/n22113 ), .A0(\mcu/n22112 ), .F0(\mcu/n19403 ), .F1(\mcu/n215 ));
  mcu_SLICE_953 \mcu/SLICE_953 ( .D1(\mcu/n21001 ), .C1(\mcu/n226 ), 
    .B1(\mcu/n22148 ), .A1(\mcu/n22149 ), .D0(n11778), .C0(n7762), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21001 ), .F1(\mcu/n17532 ));
  mcu_SLICE_954 \mcu/SLICE_954 ( .D1(n7908), .C1(\mcu/n20189 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n19372 ), .C0(\mcu/n22107 ), .B0(\mcu/n22121 ), 
    .A0(\mcu/n22122 ), .F0(\mcu/n20189 ), .F1(\mcu/n19386 ));
  mcu_SLICE_955 \mcu/SLICE_955 ( .D1(\mcu/n21035 ), .C1(\mcu/n224 ), 
    .B1(\mcu/n22160 ), .A1(\mcu/n22161 ), .D0(\mcu/n22273 ), .C0(n7762), 
    .B0(n16392), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22161 ), 
    .F1(\mcu/n17900 ));
  mcu_SLICE_956 \mcu/SLICE_956 ( .D1(\mcu/n21062 ), .C1(\mcu/n223 ), 
    .B1(\mcu/n22166 ), .A1(\mcu/n22167 ), .D0(\mcu/n22273 ), .C0(n7762), 
    .B0(n7876), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22167 ), 
    .F1(\mcu/n18084 ));
  mcu_SLICE_957 \mcu/SLICE_957 ( .D1(\mcu/n21018 ), .C1(\mcu/n225 ), 
    .B1(\mcu/n22154 ), .A1(\mcu/n22155 ), .D0(n7726), .C0(n7762), .B0(n2085), 
    .A0(n22109), .F0(\mcu/n21018 ), .F1(\mcu/n17716 ));
  SLICE_958 SLICE_958( .C1(\mcu/C_N_342_5 ), .B1(\mcu/C_N_342_6 ), 
    .A1(\mcu/s_N_294_6 ), .C0(\mcu/n10_adj_1581 ), .B0(\mcu/C_N_342_7 ), 
    .A0(\mcu/C_N_336_0 ), .M1(key_c_3), .M0(key_c_2), .LSR(n22297), 
    .CLK(in_port_7__N_37), .F0(\mcu/n12_adj_1582 ), .Q0(in_port_6), 
    .F1(\mcu/n10_adj_1581 ), .Q1(in_port_7));
  mcu_SLICE_959 \mcu/SLICE_959 ( .D1(n16312), .C1(\mcu/n20361 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n18636 ), .C0(\mcu/n22186 ), .B0(\mcu/n22188 ), 
    .A0(\mcu/n22189 ), .F0(\mcu/n20361 ), .F1(\mcu/n18650 ));
  mcu_SLICE_960 \mcu/SLICE_960 ( .D1(n7762), .C1(\mcu/n20231 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n17900 ), .C0(\mcu/n22162 ), .B0(\mcu/n22164 ), 
    .A0(\mcu/n22165 ), .F0(\mcu/n20231 ), .F1(\mcu/n17914 ));
  mcu_SLICE_961 \mcu/SLICE_961 ( .D1(n11714), .C1(\mcu/n20182 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n17164 ), .C0(\mcu/n22138 ), .B0(\mcu/n22140 ), 
    .A0(\mcu/n22141 ), .F0(\mcu/n20182 ), .F1(\mcu/n17178 ));
  mcu_SLICE_962 \mcu/SLICE_962 ( .D1(n7876), .C1(n7762), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n7762), .B0(n7876), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22090 ), .F1(\mcu/n22171 ));
  mcu_SLICE_963 \mcu/SLICE_963 ( .D1(n7876), .C1(n16312), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n16312), .B0(n7876), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22096 ), .F1(\mcu/n22195 ));
  mcu_SLICE_964 \mcu/SLICE_964 ( .D1(n7876), .C1(n7908), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n7908), .B0(n7876), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22100 ), .F1(\mcu/n22116 ));
  mcu_SLICE_965 \mcu/SLICE_965 ( .D1(\mcu/n22268 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/n22267 ), .D0(n11778), .C0(\mcu/n20371 ), .B0(\mcu/n22266 ), 
    .A0(n7762), .F0(\mcu/n17521 ), .F1(\mcu/n22087 ));
  mcu_SLICE_966 \mcu/SLICE_966 ( .D1(n11778), .C1(n16312), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n16312), .B0(n11778), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22091 ), .F1(\mcu/n22177 ));
  mcu_SLICE_967 \mcu/SLICE_967 ( .D1(n11778), .C1(n7908), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n7908), .B0(n11778), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22098 ), .F1(\mcu/n22213 ));
  mcu_SLICE_968 \mcu/SLICE_968 ( .D1(n7726), .C1(n7762), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n7762), .B0(n7726), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22088 ), .F1(\mcu/n22159 ));
  mcu_SLICE_969 \mcu/SLICE_969 ( .D1(n7726), .C1(n16312), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(\mcu/n22268 ), .C0(n16312), .B0(n7726), 
    .A0(\mcu/n22267 ), .F0(\mcu/n22092 ), .F1(\mcu/n22183 ));
  mcu_SLICE_970 \mcu/SLICE_970 ( .D1(\mcu/n22275 ), .C1(n11714), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n11714), 
    .B0(n16392), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22137 ), 
    .F1(\mcu/n228 ));
  mcu_SLICE_971 \mcu/SLICE_971 ( .D1(\mcu/n22275 ), .C1(n7908), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n7908), .B0(n16392), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22110 ), .F1(\mcu/n216 ));
  mcu_SLICE_972 \mcu/SLICE_972 ( .D1(\mcu/n22275 ), .C1(n16312), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n16312), 
    .B0(n16392), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22185 ), 
    .F1(\mcu/n220 ));
  mcu_SLICE_973 \mcu/SLICE_973 ( .D1(\mcu/n22275 ), .C1(n11714), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n11714), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22143 ), .F1(\mcu/n227 ));
  mcu_SLICE_974 \mcu/SLICE_974 ( .D1(\mcu/n22274 ), .C1(n7908), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n7908), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22112 ), .F1(\mcu/n22113 ));
  mcu_SLICE_975 \mcu/SLICE_975 ( .D1(\mcu/n22275 ), .C1(n16312), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n16312), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22191 ), .F1(\mcu/n219 ));
  mcu_SLICE_976 \mcu/SLICE_976 ( .D1(\mcu/n22275 ), .C1(n16312), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n16312), 
    .B0(n11778), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22173 ), 
    .F1(\mcu/n222 ));
  mcu_SLICE_977 \mcu/SLICE_977 ( .D1(\mcu/n22275 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n7762), .B0(n11778), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22149 ), .F1(\mcu/n226 ));
  mcu_SLICE_978 \mcu/SLICE_978 ( .D1(\mcu/n22275 ), .C1(n7908), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n7908), .B0(n11778), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22208 ), .F1(\mcu/n218 ));
  mcu_SLICE_979 \mcu/SLICE_979 ( .D1(\mcu/n22275 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n11714), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22131 ), .F1(\mcu/n229 ));
  mcu_SLICE_980 \mcu/SLICE_980 ( .D1(\mcu/n22275 ), .C1(n7762), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n7762), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22155 ), .F1(\mcu/n225 ));
  mcu_SLICE_981 \mcu/SLICE_981 ( .D1(\mcu/n22275 ), .C1(n16312), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22273 ), .C0(n16312), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22179 ), .F1(\mcu/n221 ));
  mcu_SLICE_982 \mcu/SLICE_982 ( .D1(\mcu/n22275 ), .C1(n7762), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n7762), .B0(n16392), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22160 ), .F1(\mcu/n224 ));
  mcu_SLICE_983 \mcu/SLICE_983 ( .D1(\mcu/n22275 ), .C1(n7762), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n7762), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22166 ), .F1(\mcu/n223 ));
  seg_display_SLICE_984 \seg_display/SLICE_984 ( .D1(seg_data_1_1), 
    .C1(seg_data_1_3), .B1(seg_data_1_2), .A1(seg_data_1_0), .D0(seg_data_1_1), 
    .C0(seg_data_1_2), .B0(seg_data_1_3), .A0(seg_data_1_0), 
    .F0(seg_led_1_c_1), .F1(seg_led_1_c_4));
  seg_display_SLICE_985 \seg_display/SLICE_985 ( .D1(seg_data_1_1), 
    .C1(seg_data_1_3), .B1(seg_data_1_2), .A1(seg_data_1_0), .D0(seg_data_1_1), 
    .C0(seg_data_1_3), .B0(seg_data_1_0), .A0(seg_data_1_2), 
    .F0(seg_led_1_c_2), .F1(seg_led_1_c_0));
  seg_display_SLICE_986 \seg_display/SLICE_986 ( .D1(seg_data_2_1), 
    .C1(seg_data_2_3), .B1(seg_data_2_2), .A1(seg_data_2_0), .D0(seg_data_2_2), 
    .C0(seg_data_2_0), .B0(seg_data_2_3), .A0(seg_data_2_1), 
    .F0(seg_led_2_c_6), .F1(seg_led_2_c_4));
  seg_display_SLICE_987 \seg_display/SLICE_987 ( .D1(seg_data_2_1), 
    .C1(seg_data_2_3), .B1(seg_data_2_2), .A1(seg_data_2_0), .D0(seg_data_2_1), 
    .C0(seg_data_2_2), .B0(seg_data_2_3), .A0(seg_data_2_0), 
    .F0(seg_led_2_c_1), .F1(seg_led_2_c_0));
  mcu_SLICE_988 \mcu/SLICE_988 ( .D1(\mcu/n10_adj_698 ), .C1(n16312), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22268 ), 
    .C0(n16312), .B0(n16392), .A0(\mcu/n22267 ), .F0(\mcu/n22094 ), 
    .F1(\mcu/n22242 ));
  mcu_SLICE_989 \mcu/SLICE_989 ( .D1(\mcu/n10_adj_698 ), .C1(n7908), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22268 ), 
    .C0(n7908), .B0(n16392), .A0(\mcu/n22267 ), .F0(\mcu/n22099 ), 
    .F1(\mcu/n22247 ));
  mcu_SLICE_990 \mcu/SLICE_990 ( .D1(n7762), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n7762), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2071), .F0(\mcu/n63 ), .F1(\mcu/n65 ));
  mcu_SLICE_991 \mcu/SLICE_991 ( .D1(n16312), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n16312), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2071), .F0(\mcu/n16349 ), .F1(\mcu/n16347 ));
  mcu_SLICE_992 \mcu/SLICE_992 ( .D1(n7908), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n7908), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2071), .F0(\mcu/n7946 ), .F1(\mcu/n7943 ));
  mcu_SLICE_993 \mcu/SLICE_993 ( .D1(n11714), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n11714), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2071), .F0(\mcu/n16258 ), .F1(\mcu/n16252 ));
  mcu_SLICE_994 \mcu/SLICE_994 ( .D1(n16312), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n16312), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2071), .F0(\mcu/n16355 ), .F1(\mcu/n16350 ));
  mcu_SLICE_995 \mcu/SLICE_995 ( .D1(n7908), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n7908), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2071), .F0(\mcu/n7945 ), .F1(\mcu/n7944 ));
  mcu_SLICE_996 \mcu/SLICE_996 ( .D1(n11714), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2071), .D0(n11714), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2071), .F0(\mcu/n16244 ), .F1(\mcu/n16259 ));
  mcu_SLICE_997 \mcu/SLICE_997 ( .D1(n7762), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n7762), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2081), .F0(\mcu/n163 ), .F1(\mcu/n160_adj_819 ));
  mcu_SLICE_998 \mcu/SLICE_998 ( .D1(n16312), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n16312), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2081), .F0(\mcu/n16341 ), .F1(\mcu/n16326 ));
  mcu_SLICE_999 \mcu/SLICE_999 ( .D1(n11714), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n11714), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2081), .F0(\mcu/n16268 ), .F1(\mcu/n16282 ));
  mcu_SLICE_1000 \mcu/SLICE_1000 ( .D1(n7908), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n7908), .C0(instruction_9), 
    .B0(instruction_8), .A0(n2081), .F0(\mcu/n7926 ), .F1(\mcu/n7925 ));
  mcu_SLICE_1001 \mcu/SLICE_1001 ( .D1(n11714), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n11714), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2081), .F0(\mcu/n16269 ), .F1(\mcu/n16283 ));
  mcu_SLICE_1002 \mcu/SLICE_1002 ( .D1(n16312), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n16312), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2081), .F0(\mcu/n16338 ), .F1(\mcu/n16331 ));
  mcu_SLICE_1003 \mcu/SLICE_1003 ( .D1(n7908), .C1(instruction_9), 
    .B1(instruction_8), .A1(n2081), .D0(n7908), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2081), .F0(\mcu/n7924 ), .F1(\mcu/n7923 ));
  mcu_SLICE_1004 \mcu/SLICE_1004 ( .D1(\mcu/n8789 ), .C1(instruction_9), 
    .B1(instruction_11), .A1(instruction_10), .D0(instruction_10), 
    .C0(instruction_11), .B0(\mcu/n8789 ), .A0(instruction_9), 
    .F0(\mcu/n16245 ), .F1(\mcu/n6914 ));
  mcu_SLICE_1005 \mcu/SLICE_1005 ( .D1(instruction_11), .C1(instruction_10), 
    .B1(\mcu/n8789 ), .A1(instruction_9), .D0(\mcu/n8789 ), .C0(instruction_9), 
    .B0(instruction_11), .A0(instruction_10), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_147 ), .CLK(clk_in_c), .F0(\mcu/n7052 ), 
    .Q0(\mcu/stack_zc_d0_8_0 ), .F1(\mcu/n6886 ), .Q1(\mcu/stack_zc_8_1 ));
  mcu_SLICE_1006 \mcu/SLICE_1006 ( .D1(instruction_10), .C1(instruction_11), 
    .B1(\mcu/n8789 ), .A1(instruction_9), .D0(\mcu/n8789 ), .C0(instruction_9), 
    .B0(instruction_11), .A0(instruction_10), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_149 ), .CLK(clk_in_c), .F0(\mcu/n7080 ), 
    .Q0(\mcu/stack_zc_d0_6_0 ), .F1(\mcu/n16356 ), .Q1(\mcu/stack_zc_6_1 ));
  mcu_SLICE_1007 \mcu/SLICE_1007 ( .D1(\mcu/n22307 ), .C1(\mcu/n22282 ), 
    .B1(\mcu/n22284 ), .A1(\mcu/n22304 ), .D0(\mcu/n22307 ), .C0(\mcu/n22282 ), 
    .B0(\mcu/n22284 ), .A0(\mcu/n22304 ), .F0(\mcu/clk_in_c_enable_140 ), 
    .F1(\mcu/clk_in_c_enable_144 ));
  mcu_SLICE_1008 \mcu/SLICE_1008 ( .D1(\mcu/n22307 ), .C1(\mcu/n22285 ), 
    .B1(\mcu/n22284 ), .A1(\mcu/n22304 ), .D0(\mcu/n22307 ), .C0(\mcu/n22285 ), 
    .B0(\mcu/n22284 ), .A0(\mcu/n22304 ), .F0(\mcu/clk_in_c_enable_148 ), 
    .F1(\mcu/clk_in_c_enable_131 ));
  mcu_SLICE_1009 \mcu/SLICE_1009 ( .D1(\mcu/n22307 ), .C1(\mcu/n22282 ), 
    .B1(\mcu/n22283 ), .A1(\mcu/st_zc_1 ), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22282 ), .B0(\mcu/n22283 ), .A0(\mcu/st_zc_1 ), 
    .F0(\mcu/clk_in_c_enable_141 ), .F1(\mcu/clk_in_c_enable_145 ));
  mcu_SLICE_1010 \mcu/SLICE_1010 ( .D1(\mcu/n22307 ), .C1(\mcu/n22285 ), 
    .B1(\mcu/n22283 ), .A1(\mcu/st_zc_1 ), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22285 ), .B0(\mcu/n22283 ), .A0(\mcu/st_zc_1 ), 
    .F0(\mcu/clk_in_c_enable_149 ), .F1(\mcu/clk_in_c_enable_132 ));
  mcu_SLICE_1011 \mcu/SLICE_1011 ( .D1(\mcu/n10_adj_698 ), .C1(n11714), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22268 ), 
    .C0(n11714), .B0(n7726), .A0(\mcu/n22267 ), .F0(\mcu/n22084 ), 
    .F1(\mcu/n22220 ));
  mcu_SLICE_1012 \mcu/SLICE_1012 ( .D1(n7876), .C1(n11714), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_586 ), .D0(n7876), .C0(n11714), .B0(\mcu/n22277 ), 
    .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22145 ), .F1(\mcu/n22147 ));
  SLICE_1013 SLICE_1013( .D1(n16392), .C1(n11714), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n16392), .C0(n7908), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .M1(out_port_5), .M0(out_port_4), .CE(clk_in_c_enable_176), .CLK(clk_in_c), 
    .F0(n7941), .Q0(led5_c_4), .F1(n16260), .Q1(led6_c_5));
  SLICE_1014 SLICE_1014( .D1(n7876), .C1(n7762), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n7726), .C0(n7762), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .M1(out_port_7), .M0(out_port_6), .CE(clk_in_c_enable_176), .CLK(clk_in_c), 
    .F0(n82), .Q0(led7_c_6), .F1(n80), .Q1(led8_c_7));
  rom_SLICE_1015 \rom/SLICE_1015 ( .D1(n16392), .C1(n16312), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n16392), .C0(n7762), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .F0(n81), .F1(n16348));
  rom_SLICE_1016 \rom/SLICE_1016 ( .D1(n7876), .C1(n11714), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n7876), .C0(n16312), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .F0(n16315), .F1(n16276));
  rom_SLICE_1017 \rom/SLICE_1017 ( .D1(n11778), .C1(n7908), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n11778), .C0(n7762), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .F0(n83), .F1(n7939));
  rom_SLICE_1018 \rom/SLICE_1018 ( .D1(n7726), .C1(n16312), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n7726), .C0(n7908), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .F0(n7940), .F1(n16316));
  rom_SLICE_1019 \rom/SLICE_1019 ( .D1(n11778), .C1(n7908), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n7726), .C0(n7908), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n7921), .F1(n7922));
  rom_SLICE_1020 \rom/SLICE_1020 ( .D1(n7726), .C1(n16312), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n7876), .C0(n16312), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n16345), .F1(n16346));
  rom_SLICE_1021 \rom/SLICE_1021 ( .D1(n7876), .C1(n11714), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n7876), .C0(n7908), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n7919), .F1(n16290));
  rom_SLICE_1022 \rom/SLICE_1022 ( .D1(n16392), .C1(n7762), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n16392), .C0(n11714), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n16285), .F1(n143_adj_1665));
  rom_SLICE_1023 \rom/SLICE_1023 ( .D1(n16392), .C1(n7908), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n16392), .C0(n16312), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n16332), .F1(n7920));
  rom_SLICE_1024 \rom/SLICE_1024 ( .D1(n7876), .C1(n7762), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n7726), .C0(n7762), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n145), .F1(n142_adj_1664));
  rom_SLICE_1025 \rom/SLICE_1025 ( .D1(n11778), .C1(n16312), .B1(\rom/n16465 ), 
    .A1(n16417), .D0(n11778), .C0(n11714), .B0(\rom/n16465 ), .A0(n16417), 
    .F0(n16284), .F1(n16327));
  SLICE_1026 SLICE_1026( .C1(port_id_0), .B1(port_id_1), .A1(n7623), 
    .C0(port_id_0), .B0(port_id_1), .A0(n7623), .F0(clk_in_c_enable_176), 
    .F1(clk_in_c_enable_178));
  mcu_SLICE_1027 \mcu/SLICE_1027 ( .D1(\mcu/n7_adj_481 ), 
    .C1(\mcu/n7_adj_462 ), .B1(n11714), .A1(\mcu/n8627 ), 
    .D0(\mcu/n7_adj_500 ), .C0(\mcu/n7_adj_481 ), .B0(n11714), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_596 ), .F1(\mcu/n10_adj_1349 ));
  mcu_SLICE_1028 \mcu/SLICE_1028 ( .D1(\mcu/n22307 ), .C1(\mcu/n22282 ), 
    .B1(\mcu/n22284 ), .A1(\mcu/st_zc_1 ), .D0(\mcu/n22307 ), 
    .C0(\mcu/n22285 ), .B0(\mcu/n22284 ), .A0(\mcu/st_zc_1 ), 
    .F0(\mcu/clk_in_c_enable_133 ), .F1(\mcu/clk_in_c_enable_146 ));
  mcu_SLICE_1029 \mcu/SLICE_1029 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n7762), .A1(\mcu/n22253 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n7908), .A0(\mcu/n22253 ), .F0(\mcu/n11_adj_692 ), 
    .F1(\mcu/n11_adj_1631 ));
  mcu_SLICE_1030 \mcu/SLICE_1030 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n7908), .A1(\mcu/n22236 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n11714), .A0(\mcu/n22236 ), .F0(\mcu/n11_adj_693 ), 
    .F1(\mcu/n11_adj_1577 ));
  mcu_SLICE_1031 \mcu/SLICE_1031 ( .D1(\mcu/n22307 ), .C1(\mcu/n7746 ), 
    .B1(\mcu/n22283 ), .A1(\mcu/n22304 ), .D0(\mcu/n22307 ), .C0(\mcu/n22282 ), 
    .B0(\mcu/n22283 ), .A0(\mcu/n22304 ), .F0(\mcu/clk_in_c_enable_143 ), 
    .F1(\mcu/clk_in_c_enable_135 ));
  mcu_SLICE_1032 \mcu/SLICE_1032 ( .D1(\mcu/n14_adj_711 ), 
    .C1(\mcu/n14_adj_480 ), .B1(n16312), .A1(\mcu/n8627 ), 
    .D0(\mcu/n14_adj_711 ), .C0(\mcu/n14_adj_480 ), .B0(n16312), 
    .A0(\mcu/n8647 ), .F0(\mcu/n5_adj_713 ), .F1(\mcu/n5_adj_1155 ));
  mcu_SLICE_1033 \mcu/SLICE_1033 ( .D1(\mcu/n14_adj_482 ), 
    .C1(\mcu/n14_adj_463 ), .B1(n16312), .A1(\mcu/n22118 ), 
    .D0(\mcu/n14_adj_482 ), .C0(\mcu/n14_adj_463 ), .B0(n16312), 
    .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_727 ), .F1(\mcu/n10_adj_1044 ));
  mcu_SLICE_1034 \mcu/SLICE_1034 ( .D1(\mcu/n14 ), .C1(\mcu/n14_adj_705 ), 
    .B1(n16312), .A1(\mcu/n22118 ), .D0(\mcu/n14 ), .C0(\mcu/n14_adj_705 ), 
    .B0(n16312), .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_728 ), 
    .F1(\mcu/n10_adj_1038 ));
  mcu_SLICE_1035 \mcu/SLICE_1035 ( .D1(\mcu/n14_adj_463 ), 
    .C1(\mcu/n14_adj_709 ), .B1(n16312), .A1(\mcu/n22118 ), 
    .D0(\mcu/n14_adj_463 ), .C0(\mcu/n14_adj_709 ), .B0(n16312), 
    .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_729 ), .F1(\mcu/n10_adj_1046 ));
  mcu_SLICE_1036 \mcu/SLICE_1036 ( .D1(\mcu/n14_adj_705 ), 
    .C1(\mcu/n14_adj_711 ), .B1(n16312), .A1(\mcu/n22119 ), 
    .D0(\mcu/n14_adj_705 ), .C0(\mcu/n14_adj_711 ), .B0(n16312), 
    .A0(\mcu/n8647 ), .F0(\mcu/n10_adj_730 ), .F1(\mcu/n10_adj_1005 ));
  mcu_SLICE_1037 \mcu/SLICE_1037 ( .D1(\mcu/n14_adj_711 ), 
    .C1(\mcu/n13_adj_731 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n14_adj_711 ), .C0(\mcu/n13_adj_731 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .F0(\mcu/n5_adj_732 ), .F1(\mcu/n5_adj_623 ));
  mcu_SLICE_1038 \mcu/SLICE_1038 ( .D1(\mcu/n5_adj_737 ), 
    .C1(\mcu/n13_adj_736 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n5_adj_737 ), .C0(\mcu/n13_adj_736 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_130 ), 
    .CLK(clk_in_c), .F0(\mcu/n10_adj_738 ), .Q0(\mcu/stack_zc_d0_4_0 ), 
    .F1(\mcu/n10_adj_1257 ));
  mcu_SLICE_1039 \mcu/SLICE_1039 ( .D1(\mcu/n13_adj_731 ), 
    .C1(\mcu/n13_adj_739 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n13_adj_731 ), .C0(\mcu/n13_adj_739 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_740 ), .F1(\mcu/n10_adj_529 ));
  mcu_SLICE_1040 \mcu/SLICE_1040 ( .D1(\mcu/n13_adj_736 ), 
    .C1(\mcu/n13_adj_516 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n13_adj_736 ), .C0(\mcu/n13_adj_516 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_741 ), .F1(\mcu/n10 ));
  mcu_SLICE_1041 \mcu/SLICE_1041 ( .D1(n7762), .C1(instruction_8), 
    .B1(instruction_9), .A1(n2081), .D0(n7762), .C0(instruction_8), 
    .B0(instruction_9), .A0(n2071), .F0(\mcu/n64 ), .F1(\mcu/n161 ));
  mcu_SLICE_1042 \mcu/SLICE_1042 ( .D1(\mcu/n13_adj_739 ), 
    .C1(\mcu/n13_adj_744 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n13_adj_739 ), .C0(\mcu/n13_adj_744 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_745 ), .F1(\mcu/n10_adj_1262 ));
  mcu_SLICE_1043 \mcu/SLICE_1043 ( .D1(\mcu/n13_adj_516 ), 
    .C1(\mcu/n13_adj_515 ), .B1(n7908), .A1(\mcu/n22119 ), 
    .D0(\mcu/n13_adj_516 ), .C0(\mcu/n13_adj_515 ), .B0(n7908), 
    .A0(\mcu/n8627 ), .F0(\mcu/n10_adj_747 ), .F1(\mcu/n10_adj_1268 ));
  mcu_SLICE_1044 \mcu/SLICE_1044 ( .D1(instruction_12), .C1(instruction_17), 
    .B1(instruction_14), .A1(instruction_13), .D0(instruction_13), 
    .C0(instruction_14), .B0(instruction_16), .A0(instruction_17), 
    .F0(\mcu/n66 ), .F1(\mcu/n8_adj_830 ));
  mcu_SLICE_1045 \mcu/SLICE_1045 ( .C1(instruction_17), .B1(instruction_16), 
    .A1(instruction_15), .C0(instruction_17), .B0(instruction_16), 
    .A0(instruction_15), .F0(\mcu/n10_adj_776 ), .F1(\mcu/n16487 ));
  mcu_SLICE_1046 \mcu/SLICE_1046 ( .D1(\mcu/C ), .C1(\mcu/n7_adj_500 ), 
    .B1(n7762), .A1(\mcu/n22097 ), .D0(\mcu/C ), .C0(\mcu/n7_adj_500 ), 
    .B0(n11714), .A0(\mcu/n22097 ), .F0(\mcu/n9_adj_820 ), 
    .F1(\mcu/n9_adj_956 ));
  mcu_SLICE_1047 \mcu/SLICE_1047 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n7762), .A1(\mcu/n22253 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n7762), .A0(\mcu/n22230 ), .F0(\mcu/n11_adj_834 ), 
    .F1(\mcu/n11_adj_1636 ));
  mcu_SLICE_1048 \mcu/SLICE_1048 ( .D1(\mcu/C ), .C1(\mcu/n7_adj_500 ), 
    .B1(n7762), .A1(\mcu/n22095 ), .D0(\mcu/C ), .C0(\mcu/n7_adj_500 ), 
    .B0(n7762), .A0(\mcu/n22101 ), .F0(\mcu/n9_adj_864 ), 
    .F1(\mcu/n9_adj_905 ));
  mcu_SLICE_1049 \mcu/SLICE_1049 ( .D1(n7876), .C1(n16312), .B1(n16421), 
    .A1(\mcu/n160 ), .D0(n7876), .C0(n11714), .B0(n16421), .A0(\mcu/n160 ), 
    .F0(\mcu/n16246 ), .F1(\mcu/n16358 ));
  mcu_SLICE_1050 \mcu/SLICE_1050 ( .D1(n7726), .C1(n16312), .B1(n16421), 
    .A1(\mcu/n160 ), .D0(n7726), .C0(n11714), .B0(n16421), .A0(\mcu/n160 ), 
    .F0(\mcu/n16251 ), .F1(\mcu/n16357 ));
  mcu_SLICE_1051 \mcu/SLICE_1051 ( .D1(\mcu/C ), .C1(\mcu/n14_adj_501 ), 
    .B1(n16312), .A1(\mcu/n22097 ), .D0(\mcu/C ), .C0(\mcu/n14_adj_501 ), 
    .B0(n16312), .A0(\mcu/n22101 ), .F0(\mcu/n9_adj_994 ), 
    .F1(\mcu/n9_adj_1050 ));
  mcu_SLICE_1052 \mcu/SLICE_1052 ( .D1(\mcu/C ), .C1(\mcu/n14_adj_501 ), 
    .B1(n7908), .A1(\mcu/n22093 ), .D0(\mcu/C ), .C0(\mcu/n14_adj_501 ), 
    .B0(n16312), .A0(\mcu/n22093 ), .F0(\mcu/n9_adj_1010 ), 
    .F1(\mcu/n9_adj_631 ));
  mcu_SLICE_1053 \mcu/SLICE_1053 ( .D1(\mcu/C ), .C1(\mcu/n14_adj_501 ), 
    .B1(n7908), .A1(\mcu/n22095 ), .D0(\mcu/C ), .C0(\mcu/n14_adj_501 ), 
    .B0(n16312), .A0(\mcu/n22095 ), .F0(\mcu/n9_adj_1031 ), 
    .F1(\mcu/n9_adj_1175 ));
  mcu_SLICE_1054 \mcu/SLICE_1054 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n7908), .A1(\mcu/n22236 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n7762), .A0(\mcu/n22236 ), .F0(\mcu/n11_adj_1036 ), 
    .F1(\mcu/n11_adj_1579 ));
  mcu_SLICE_1055 \mcu/SLICE_1055 ( .D1(\mcu/n7 ), .C1(\mcu/n7_adj_609 ), 
    .B1(n11714), .A1(\mcu/n8627 ), .D0(\mcu/n7_adj_609 ), 
    .C0(\mcu/n7_adj_473 ), .B0(n11714), .A0(\mcu/n8627 ), 
    .F0(\mcu/n10_adj_1042 ), .F1(\mcu/n10_adj_1350 ));
  mcu_SLICE_1056 \mcu/SLICE_1056 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n7762), .A1(\mcu/n22246 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n7762), .A0(\mcu/n22236 ), .F0(\mcu/n11_adj_1049 ), 
    .F1(\mcu/n11_adj_1585 ));
  mcu_SLICE_1057 \mcu/SLICE_1057 ( .D1(\mcu/n22236 ), .C1(\mcu/n22237 ), 
    .B1(n7908), .A1(\mcu/n22235 ), .D0(\mcu/n22236 ), .C0(\mcu/n22235 ), 
    .B0(n7762), .A0(\mcu/n22237 ), .F0(\mcu/n18090 ), .F1(\mcu/n19562 ));
  mcu_SLICE_1058 \mcu/SLICE_1058 ( .D1(\mcu/n22263 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n7908), .B0(n7876), 
    .A0(\mcu/n22264 ), .F0(\mcu/n19547 ), .F1(\mcu/n19179 ));
  mcu_SLICE_1059 \mcu/SLICE_1059 ( .D1(\mcu/n14_adj_711 ), 
    .C1(\mcu/n13_adj_731 ), .B1(\mcu/n22281 ), .A1(\mcu/n22227 ), 
    .D0(\mcu/n13_adj_731 ), .C0(\mcu/n13_adj_739 ), .B0(\mcu/n22281 ), 
    .A0(\mcu/n22227 ), .M0(\mcu/Z ), .CE(\mcu/clk_in_c_enable_130 ), 
    .CLK(clk_in_c), .F0(\mcu/n10_adj_1073 ), .Q0(\mcu/stack_zc_4_1 ), 
    .F1(\mcu/n5_adj_1612 ));
  mcu_SLICE_1060 \mcu/SLICE_1060 ( .D1(\mcu/n5_adj_737 ), 
    .C1(\mcu/n13_adj_736 ), .B1(\mcu/n22281 ), .A1(\mcu/n22227 ), 
    .D0(\mcu/n13_adj_736 ), .C0(\mcu/n13_adj_516 ), .B0(\mcu/n22281 ), 
    .A0(\mcu/n22227 ), .F0(\mcu/n10_adj_1096 ), .F1(\mcu/n10_adj_1094 ));
  mcu_SLICE_1061 \mcu/SLICE_1061 ( .D1(\mcu/n13_adj_744 ), 
    .C1(\mcu/n13_adj_748 ), .B1(\mcu/n22281 ), .A1(\mcu/n22227 ), 
    .D0(\mcu/n13_adj_739 ), .C0(\mcu/n13_adj_744 ), .B0(\mcu/n22281 ), 
    .A0(\mcu/n22227 ), .F0(\mcu/n10_adj_1097 ), .F1(\mcu/n10_adj_1089 ));
  mcu_SLICE_1062 \mcu/SLICE_1062 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n7762), .A1(\mcu/n22259 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n7762), 
    .A0(\mcu/n22239 ), .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_131 ), 
    .CLK(clk_in_c), .F0(\mcu/n10_adj_1107 ), .Q0(\mcu/stack_zc_d0_3_0 ), 
    .F1(\mcu/n10_adj_733 ));
  mcu_SLICE_1063 \mcu/SLICE_1063 ( .D1(\mcu/n19026 ), .C1(\mcu/n217 ), 
    .B1(\mcu/n22215 ), .A1(\mcu/n22216 ), .D0(\mcu/n217 ), .C0(\mcu/n22215 ), 
    .B0(\mcu/n22216 ), .A0(\mcu/n22217 ), .F0(\mcu/n19164 ), .F1(\mcu/n19035 ));
  mcu_SLICE_1064 \mcu/SLICE_1064 ( .D1(n16312), .C1(n7726), .B1(\mcu/n22205 ), 
    .A1(\mcu/n22261 ), .D0(n16312), .C0(\mcu/n22205 ), .B0(n11778), 
    .A0(\mcu/n22261 ), .F0(\mcu/clk_in_c_enable_64 ), 
    .F1(\mcu/clk_in_c_enable_70 ));
  mcu_SLICE_1065 \mcu/SLICE_1065 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n7762), .A1(\mcu/n22246 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n16312), .A0(\mcu/n22246 ), .F0(\mcu/n11_adj_1144 ), 
    .F1(\mcu/n11_adj_1583 ));
  mcu_SLICE_1066 \mcu/SLICE_1066 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n7908), .A1(\mcu/n22246 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n16312), .A0(\mcu/n22246 ), .F0(\mcu/n11_adj_1145 ), 
    .F1(\mcu/n11_adj_1415 ));
  mcu_SLICE_1067 \mcu/SLICE_1067 ( .D1(\mcu/n7_adj_473 ), 
    .C1(\mcu/n7_adj_479 ), .B1(n11714), .A1(\mcu/n8647 ), 
    .D0(\mcu/n7_adj_473 ), .C0(\mcu/n7_adj_479 ), .B0(n11714), 
    .A0(\mcu/n22119 ), .F0(\mcu/n5_adj_1148 ), .F1(\mcu/n5_adj_1198 ));
  mcu_SLICE_1068 \mcu/SLICE_1068 ( .D1(\mcu/n7_adj_500 ), 
    .C1(\mcu/n7_adj_481 ), .B1(n11714), .A1(\mcu/n8647 ), 
    .D0(\mcu/n7_adj_500 ), .C0(\mcu/n7_adj_481 ), .B0(n11714), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_758 ), .F1(\mcu/n10_adj_784 ));
  mcu_SLICE_1069 \mcu/SLICE_1069 ( .D1(\mcu/n7_adj_479 ), .C1(\mcu/n7 ), 
    .B1(n11714), .A1(\mcu/n8627 ), .D0(\mcu/n7_adj_479 ), .C0(\mcu/n7 ), 
    .B0(n11714), .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_774 ), 
    .F1(\mcu/n10_adj_1347 ));
  mcu_SLICE_1070 \mcu/SLICE_1070 ( .D1(\mcu/n7_adj_481 ), 
    .C1(\mcu/n7_adj_462 ), .B1(n11714), .A1(\mcu/n8647 ), 
    .D0(\mcu/n7_adj_481 ), .C0(\mcu/n7_adj_462 ), .B0(n11714), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_768 ), .F1(\mcu/n10_adj_791 ));
  mcu_SLICE_1071 \mcu/SLICE_1071 ( .D1(\mcu/n7 ), .C1(\mcu/n7_adj_609 ), 
    .B1(n11714), .A1(\mcu/n8647 ), .D0(\mcu/n7 ), .C0(\mcu/n7_adj_609 ), 
    .B0(n11714), .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_761 ), 
    .F1(\mcu/n10_adj_787 ));
  mcu_SLICE_1072 \mcu/SLICE_1072 ( .D1(\mcu/n7_adj_462 ), 
    .C1(\mcu/n7_adj_476 ), .B1(n11714), .A1(\mcu/n8627 ), 
    .D0(\mcu/n7_adj_462 ), .C0(\mcu/n7_adj_476 ), .B0(n11714), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_771 ), .F1(\mcu/n10_adj_1351 ));
  mcu_SLICE_1073 \mcu/SLICE_1073 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n7762), .A1(\mcu/n22252 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n16312), 
    .A0(\mcu/n22252 ), .F0(\mcu/n10_adj_1157 ), .F1(\mcu/n10_adj_1604 ));
  mcu_SLICE_1074 \mcu/SLICE_1074 ( .D1(\mcu/n7_adj_609 ), 
    .C1(\mcu/n7_adj_473 ), .B1(n11714), .A1(\mcu/n8647 ), 
    .D0(\mcu/n7_adj_609 ), .C0(\mcu/n7_adj_473 ), .B0(n11714), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_751 ), .F1(\mcu/n10_adj_779 ));
  mcu_SLICE_1075 \mcu/SLICE_1075 ( .D1(\mcu/n7_adj_473 ), 
    .C1(\mcu/n7_adj_479 ), .B1(\mcu/n22118 ), .A1(n7762), 
    .D0(\mcu/n7_adj_473 ), .C0(\mcu/n7_adj_479 ), .B0(n11714), 
    .A0(\mcu/n22118 ), .F0(\mcu/n5_adj_1159 ), .F1(\mcu/n5_adj_1091 ));
  mcu_SLICE_1076 \mcu/SLICE_1076 ( .D1(\mcu/n7_adj_500 ), 
    .C1(\mcu/n7_adj_481 ), .B1(\mcu/n22118 ), .A1(n7762), 
    .D0(\mcu/n7_adj_500 ), .C0(\mcu/n7_adj_481 ), .B0(n11714), 
    .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_804 ), .F1(\mcu/n10_adj_911 ));
  mcu_SLICE_1077 \mcu/SLICE_1077 ( .D1(\mcu/n7_adj_479 ), .C1(\mcu/n7 ), 
    .B1(n11714), .A1(\mcu/n8647 ), .D0(\mcu/n7_adj_479 ), .C0(\mcu/n7 ), 
    .B0(n11714), .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_818 ), 
    .F1(\mcu/n10_adj_798 ));
  mcu_SLICE_1078 \mcu/SLICE_1078 ( .D1(\mcu/n7_adj_481 ), 
    .C1(\mcu/n7_adj_462 ), .B1(\mcu/n22118 ), .A1(n7762), 
    .D0(\mcu/n7_adj_481 ), .C0(\mcu/n7_adj_462 ), .B0(n11714), 
    .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_808 ), .F1(\mcu/n10_adj_921 ));
  mcu_SLICE_1079 \mcu/SLICE_1079 ( .D1(\mcu/n7 ), .C1(\mcu/n7_adj_609 ), 
    .B1(\mcu/n22118 ), .A1(n7762), .D0(\mcu/n7 ), .C0(\mcu/n7_adj_609 ), 
    .B0(n11714), .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_806 ), 
    .F1(\mcu/n10_adj_913 ));
  mcu_SLICE_1080 \mcu/SLICE_1080 ( .D1(\mcu/n7_adj_462 ), 
    .C1(\mcu/n7_adj_476 ), .B1(n11714), .A1(\mcu/n8647 ), 
    .D0(\mcu/n7_adj_462 ), .C0(\mcu/n7_adj_476 ), .B0(n11714), 
    .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_810 ), .F1(\mcu/n10_adj_794 ));
  mcu_SLICE_1081 \mcu/SLICE_1081 ( .D1(\mcu/n7_adj_609 ), 
    .C1(\mcu/n7_adj_473 ), .B1(\mcu/n22118 ), .A1(n7762), 
    .D0(\mcu/n7_adj_609 ), .C0(\mcu/n7_adj_473 ), .B0(n11714), 
    .A0(\mcu/n22118 ), .F0(\mcu/n10_adj_802 ), .F1(\mcu/n10_adj_907 ));
  mcu_SLICE_1082 \mcu/SLICE_1082 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n7908), .A1(\mcu/n22239 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n7908), 
    .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_1177 ), .F1(\mcu/n10_adj_1617 ));
  mcu_SLICE_1083 \mcu/SLICE_1083 ( .D1(\mcu/n7_adj_473 ), 
    .C1(\mcu/n7_adj_479 ), .B1(\mcu/n8627 ), .A1(n7762), .D0(\mcu/n7_adj_473 ), 
    .C0(\mcu/n7_adj_479 ), .B0(\mcu/n22119 ), .A0(n7762), 
    .F0(\mcu/n5_adj_1183 ), .F1(\mcu/n5_adj_1429 ));
  mcu_SLICE_1084 \mcu/SLICE_1084 ( .D1(\mcu/n7_adj_500 ), 
    .C1(\mcu/n7_adj_481 ), .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7_adj_500 ), 
    .C0(\mcu/n7_adj_481 ), .B0(\mcu/n22119 ), .A0(n7762), 
    .F0(\mcu/n10_adj_867 ), .F1(\mcu/n10_adj_883 ));
  mcu_SLICE_1085 \mcu/SLICE_1085 ( .D1(\mcu/n7_adj_479 ), .C1(\mcu/n7 ), 
    .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7_adj_479 ), .C0(\mcu/n7 ), 
    .B0(\mcu/n22119 ), .A0(n7762), .F0(\mcu/n10_adj_874 ), 
    .F1(\mcu/n10_adj_900 ));
  mcu_SLICE_1086 \mcu/SLICE_1086 ( .D1(\mcu/n7_adj_481 ), 
    .C1(\mcu/n7_adj_462 ), .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7_adj_481 ), 
    .C0(\mcu/n7_adj_462 ), .B0(\mcu/n22119 ), .A0(n7762), 
    .F0(\mcu/n10_adj_869 ), .F1(\mcu/n10_adj_895 ));
  mcu_SLICE_1087 \mcu/SLICE_1087 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n11714), .A1(\mcu/n22253 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n16312), .A0(\mcu/n22253 ), .F0(\mcu/n11_adj_1194 ), 
    .F1(\mcu/n11_adj_1303 ));
  mcu_SLICE_1088 \mcu/SLICE_1088 ( .D1(\mcu/n7 ), .C1(\mcu/n7_adj_609 ), 
    .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7 ), .C0(\mcu/n7_adj_609 ), 
    .B0(\mcu/n22119 ), .A0(n7762), .F0(\mcu/n10_adj_868 ), 
    .F1(\mcu/n10_adj_887 ));
  mcu_SLICE_1089 \mcu/SLICE_1089 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n11714), .A1(\mcu/n22253 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n16312), .A0(\mcu/n22253 ), .F0(\mcu/n11_adj_1195 ), 
    .F1(\mcu/n11_adj_1304 ));
  mcu_SLICE_1090 \mcu/SLICE_1090 ( .D1(\mcu/n7_adj_462 ), 
    .C1(\mcu/n7_adj_476 ), .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7_adj_462 ), 
    .C0(\mcu/n7_adj_476 ), .B0(\mcu/n22119 ), .A0(n7762), 
    .F0(\mcu/n10_adj_873 ), .F1(\mcu/n10_adj_898 ));
  mcu_SLICE_1091 \mcu/SLICE_1091 ( .D1(\mcu/n22263 ), .C1(n7762), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n7762), .B0(n11778), 
    .A0(\mcu/n22264 ), .F0(\mcu/n17523 ), .F1(\mcu/n17891 ));
  mcu_SLICE_1092 \mcu/SLICE_1092 ( .D1(\mcu/n7_adj_609 ), 
    .C1(\mcu/n7_adj_473 ), .B1(\mcu/n8647 ), .A1(n7762), .D0(\mcu/n7_adj_609 ), 
    .C0(\mcu/n7_adj_473 ), .B0(\mcu/n22119 ), .A0(n7762), 
    .F0(\mcu/n10_adj_866 ), .F1(\mcu/n10_adj_878 ));
  mcu_SLICE_1093 \mcu/SLICE_1093 ( .D1(\mcu/n22263 ), .C1(n16312), .B1(n7726), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n16312), .B0(n11778), 
    .A0(\mcu/n22264 ), .F0(\mcu/n18259 ), .F1(\mcu/n18363 ));
  mcu_SLICE_1094 \mcu/SLICE_1094 ( .D1(\mcu/n7_adj_462 ), 
    .C1(\mcu/n7_adj_476 ), .B1(\mcu/n8627 ), .A1(n7762), .D0(\mcu/n7_adj_462 ), 
    .C0(\mcu/n7_adj_476 ), .B0(\mcu/n22118 ), .A0(n7762), 
    .F0(\mcu/n10_adj_930 ), .F1(\mcu/n10_adj_836 ));
  mcu_SLICE_1095 \mcu/SLICE_1095 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n7762), .A1(\mcu/n22259 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n16312), 
    .A0(\mcu/n22259 ), .F0(\mcu/n10_adj_1207 ), .F1(\mcu/n10_adj_735 ));
  mcu_SLICE_1096 \mcu/SLICE_1096 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n7908), .A1(\mcu/n22259 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n16312), 
    .A0(\mcu/n22259 ), .F0(\mcu/n10_adj_1208 ), .F1(\mcu/n10_adj_1525 ));
  mcu_SLICE_1097 \mcu/SLICE_1097 ( .D1(\mcu/n7_adj_479 ), .C1(\mcu/n7 ), 
    .B1(\mcu/n8627 ), .A1(n7762), .D0(\mcu/n7_adj_479 ), .C0(\mcu/n7 ), 
    .B0(\mcu/n22118 ), .A0(n7762), .F0(\mcu/n10_adj_932 ), 
    .F1(\mcu/n10_adj_858 ));
  mcu_SLICE_1098 \mcu/SLICE_1098 ( .D1(\mcu/n22263 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n7762), .B0(n7726), 
    .A0(\mcu/n22264 ), .F0(\mcu/n17707 ), .F1(\mcu/n16971 ));
  mcu_SLICE_1099 \mcu/SLICE_1099 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n11714), .A1(\mcu/n22230 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n11714), .A0(\mcu/n22246 ), .F0(\mcu/n11_adj_1218 ), 
    .F1(\mcu/n11_adj_1431 ));
  mcu_SLICE_1100 \mcu/SLICE_1100 ( .D1(\mcu/n14_adj_711 ), 
    .C1(\mcu/n14_adj_480 ), .B1(n16312), .A1(\mcu/n22118 ), 
    .D0(\mcu/n14_adj_711 ), .C0(\mcu/n14_adj_480 ), .B0(n16312), 
    .A0(\mcu/n22119 ), .F0(\mcu/n5_adj_1206 ), .F1(\mcu/n5_adj_1248 ));
  mcu_SLICE_1101 \mcu/SLICE_1101 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n11714), .A1(\mcu/n22230 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n11714), .A0(\mcu/n22246 ), .F0(\mcu/n11_adj_1219 ), 
    .F1(\mcu/n11_adj_1432 ));
  mcu_SLICE_1102 \mcu/SLICE_1102 ( .D1(\mcu/n14_adj_501 ), 
    .C1(\mcu/n14_adj_482 ), .B1(n16312), .A1(\mcu/n22118 ), 
    .D0(\mcu/n14_adj_501 ), .C0(\mcu/n14_adj_482 ), .B0(n16312), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_1003 ), .F1(\mcu/n10_adj_1035 ));
  mcu_SLICE_1103 \mcu/SLICE_1103 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n7908), .A1(\mcu/n22230 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n16312), .A0(\mcu/n22230 ), .F0(\mcu/n11_adj_1226 ), 
    .F1(\mcu/n11_adj_1571 ));
  mcu_SLICE_1104 \mcu/SLICE_1104 ( .D1(instruction_0), .C1(\mcu/Z_N_367_0 ), 
    .B1(n7908), .A1(\mcu/n22230 ), .D0(instruction_0), .C0(\mcu/Z_N_367_0 ), 
    .B0(n16312), .A0(\mcu/n22230 ), .F0(\mcu/n11_adj_1227 ), 
    .F1(\mcu/n11_adj_1569 ));
  mcu_SLICE_1105 \mcu/SLICE_1105 ( .D1(\mcu/n14_adj_480 ), .C1(\mcu/n14 ), 
    .B1(n16312), .A1(\mcu/n22118 ), .D0(\mcu/n14_adj_480 ), .C0(\mcu/n14 ), 
    .B0(n16312), .A0(\mcu/n22119 ), .M0(\mcu/Z ), 
    .CE(\mcu/clk_in_c_enable_131 ), .CLK(clk_in_c), .F0(\mcu/n10_adj_1007 ), 
    .Q0(\mcu/stack_zc_3_1 ), .F1(\mcu/n10_adj_1048 ));
  mcu_SLICE_1106 \mcu/SLICE_1106 ( .D1(\mcu/n22230 ), .C1(\mcu/n22231 ), 
    .B1(n7908), .A1(\mcu/n22229 ), .D0(\mcu/n22230 ), .C0(\mcu/n22229 ), 
    .B0(n16312), .A0(\mcu/n22231 ), .F0(\mcu/n18642 ), .F1(\mcu/n19378 ));
  mcu_SLICE_1107 \mcu/SLICE_1107 ( .D1(\mcu/n14_adj_463 ), 
    .C1(\mcu/n14_adj_709 ), .B1(n16312), .A1(\mcu/n22119 ), 
    .D0(\mcu/n14_adj_482 ), .C0(\mcu/n14_adj_463 ), .B0(n16312), 
    .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_998 ), .F1(\mcu/n10_adj_1009 ));
  mcu_SLICE_1108 \mcu/SLICE_1108 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n11714), .A1(\mcu/n22233 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n16312), 
    .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_1249 ), .F1(\mcu/n10_adj_1470 ));
  mcu_SLICE_1109 \mcu/SLICE_1109 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n11714), .A1(\mcu/n22233 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n16312), 
    .A0(\mcu/n22233 ), .F0(\mcu/n10_adj_1250 ), .F1(\mcu/n10_adj_1471 ));
  mcu_SLICE_1110 \mcu/SLICE_1110 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n7762), .A1(\mcu/n22252 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n11714), 
    .A0(\mcu/n22252 ), .F0(\mcu/n10_adj_652 ), .F1(\mcu/n10_adj_1603 ));
  mcu_SLICE_1111 \mcu/SLICE_1111 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n11714), .A1(\mcu/n22239 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n11714), 
    .A0(\mcu/n22252 ), .F0(\mcu/n10_adj_648 ), .F1(\mcu/n10_adj_1548 ));
  mcu_SLICE_1112 \mcu/SLICE_1112 ( .D1(\mcu/clk_in_c_enable_109 ), 
    .C1(\mcu/n6978 ), .B1(\mcu/jp ), .A1(rst_n_in), 
    .C0(\mcu/clk_in_c_enable_109 ), .B0(\mcu/jp ), .A0(rst_n_in), 
    .F0(\mcu/clk_in_c_enable_173 ), .F1(\mcu/creg_N_407 ));
  mcu_SLICE_1113 \mcu/SLICE_1113 ( .D1(\mcu/n13_adj_731 ), 
    .C1(\mcu/n13_adj_739 ), .B1(\mcu/n8044 ), .A1(\mcu/n8773 ), 
    .D0(\mcu/n14_adj_711 ), .C0(\mcu/n13_adj_731 ), .B0(\mcu/n8044 ), 
    .A0(\mcu/n8773 ), .F0(\mcu/n5_adj_1174 ), .F1(\mcu/n10_adj_1086 ));
  mcu_SLICE_1114 \mcu/SLICE_1114 ( .D1(\mcu/n13_adj_736 ), 
    .C1(\mcu/n13_adj_516 ), .B1(\mcu/n8044 ), .A1(\mcu/n8773 ), 
    .D0(\mcu/n5_adj_737 ), .C0(\mcu/n13_adj_736 ), .B0(\mcu/n8044 ), 
    .A0(\mcu/n8773 ), .F0(\mcu/n10_adj_1062 ), .F1(\mcu/n10_adj_1077 ));
  mcu_SLICE_1115 \mcu/SLICE_1115 ( .D1(n7726), .C1(n11714), .B1(\mcu/n22277 ), 
    .A1(\mcu/n10_adj_698 ), .D0(n16392), .C0(n11714), .B0(\mcu/n22277 ), 
    .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22139 ), .F1(\mcu/n22133 ));
  mcu_SLICE_1116 \mcu/SLICE_1116 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n7908), .A1(\mcu/n22239 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n16312), 
    .A0(\mcu/n22239 ), .F0(\mcu/n10_adj_1287 ), .F1(\mcu/n10_adj_1656 ));
  mcu_SLICE_1117 \mcu/SLICE_1117 ( .D1(\mcu/n22272 ), .C1(n11714), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n11714), .C0(n7876), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22103 ), .F1(\mcu/n359 ));
  mcu_SLICE_1118 \mcu/SLICE_1118 ( .D1(\mcu/n22272 ), .C1(n11714), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n11714), .C0(n16392), 
    .B0(\mcu/n22276 ), .A0(\mcu/n8050 ), .F0(\mcu/n22104 ), .F1(\mcu/n360 ));
  mcu_SLICE_1119 \mcu/SLICE_1119 ( .D1(\mcu/n22272 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n11714), .C0(n7726), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22105 ), .F1(\mcu/n361 ));
  mcu_SLICE_1120 \mcu/SLICE_1120 ( .D1(\mcu/n22272 ), .C1(n16312), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n16312), .C0(n7876), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22197 ), .F1(\mcu/n351 ));
  mcu_SLICE_1121 \mcu/SLICE_1121 ( .D1(\mcu/n22272 ), .C1(n16312), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n16312), .C0(n16392), 
    .B0(\mcu/n22276 ), .A0(\mcu/n8050 ), .F0(\mcu/n22199 ), .F1(\mcu/n352 ));
  mcu_SLICE_1122 \mcu/SLICE_1122 ( .D1(\mcu/n22272 ), .C1(n16312), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n16312), .C0(n7726), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22200 ), .F1(\mcu/n353 ));
  mcu_SLICE_1123 \mcu/SLICE_1123 ( .D1(\mcu/n22272 ), .C1(n16312), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n16312), .C0(n11778), 
    .B0(\mcu/n22276 ), .A0(\mcu/n8050 ), .F0(\mcu/n22201 ), .F1(\mcu/n354 ));
  mcu_SLICE_1124 \mcu/SLICE_1124 ( .D1(\mcu/n22272 ), .C1(n7762), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n7762), .C0(n7876), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22202 ), .F1(\mcu/n355 ));
  mcu_SLICE_1125 \mcu/SLICE_1125 ( .D1(\mcu/n22253 ), .C1(\mcu/n22255 ), 
    .B1(n7762), .A1(\mcu/n22258 ), .D0(\mcu/n22253 ), .C0(\mcu/n22255 ), 
    .B0(n11714), .A0(\mcu/n22258 ), .F0(\mcu/n16986 ), .F1(\mcu/n17722 ));
  mcu_SLICE_1126 \mcu/SLICE_1126 ( .D1(\mcu/n22272 ), .C1(n7762), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n7762), .C0(n16392), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22203 ), .F1(\mcu/n356 ));
  mcu_SLICE_1127 \mcu/SLICE_1127 ( .D1(\mcu/n22272 ), .C1(n7762), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n7762), .C0(n7726), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22204 ), .F1(\mcu/n357 ));
  mcu_SLICE_1128 \mcu/SLICE_1128 ( .D1(\mcu/n22272 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n7762), .C0(n11778), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22206 ), .F1(\mcu/n358 ));
  mcu_SLICE_1129 \mcu/SLICE_1129 ( .D1(\mcu/n22127 ), .C1(\mcu/n22128 ), 
    .B1(\mcu/n16800 ), .A1(\mcu/n22129 ), .D0(\mcu/n22127 ), .C0(\mcu/n22128 ), 
    .B0(\mcu/n16652 ), .A0(\mcu/n22129 ), .F0(\mcu/n16662 ), .F1(\mcu/n16810 ));
  mcu_SLICE_1130 \mcu/SLICE_1130 ( .D1(\mcu/n22272 ), .C1(n7908), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(n7908), .C0(n16392), .B0(\mcu/n22276 ), 
    .A0(\mcu/n8050 ), .F0(\mcu/n22196 ), .F1(\mcu/n348 ));
  mcu_SLICE_1131 \mcu/SLICE_1131 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n11714), .A1(\mcu/n22239 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n11714), 
    .A0(\mcu/n22259 ), .F0(\mcu/n10_adj_1371 ), .F1(\mcu/n10_adj_1545 ));
  mcu_SLICE_1132 \mcu/SLICE_1132 ( .D1(\mcu/n22246 ), .C1(\mcu/n22245 ), 
    .B1(n7762), .A1(\mcu/n22248 ), .D0(\mcu/n22246 ), .C0(\mcu/n22245 ), 
    .B0(n7908), .A0(\mcu/n22248 ), .F0(\mcu/n19010 ), .F1(\mcu/n17538 ));
  mcu_SLICE_1133 \mcu/SLICE_1133 ( .D1(\mcu/n7_adj_481 ), 
    .C1(\mcu/n7_adj_462 ), .B1(\mcu/n8627 ), .A1(n7762), .D0(\mcu/n7_adj_500 ), 
    .C0(\mcu/n7_adj_481 ), .B0(\mcu/n8627 ), .A0(n7762), .M0(\mcu/Z ), 
    .CE(\mcu/clk_in_c_enable_132 ), .CLK(clk_in_c), .F0(\mcu/n10_adj_824 ), 
    .Q0(\mcu/stack_zc_2_1 ), .F1(\mcu/n10_adj_832 ));
  mcu_SLICE_1134 \mcu/SLICE_1134 ( .D1(\mcu/n7_adj_609 ), 
    .C1(\mcu/n7_adj_473 ), .B1(\mcu/n8627 ), .A1(n7762), .D0(\mcu/n7 ), 
    .C0(\mcu/n7_adj_609 ), .B0(\mcu/n8627 ), .A0(n7762), 
    .F0(\mcu/n10_adj_827 ), .F1(\mcu/n10_adj_822 ));
  mcu_SLICE_1135 \mcu/SLICE_1135 ( .D1(\mcu/port_id_7_N_200_7 ), 
    .C1(\mcu/n704 ), .B1(n7908), .A1(\mcu/n22259 ), 
    .D0(\mcu/port_id_7_N_200_7 ), .C0(\mcu/n704 ), .B0(n7908), 
    .A0(\mcu/n22252 ), .F0(\mcu/n10_adj_1448 ), .F1(\mcu/n10_adj_1541 ));
  mcu_SLICE_1136 \mcu/SLICE_1136 ( .D1(\mcu/n22106 ), .C1(n7726), 
    .B1(\mcu/n22222 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22106 ), 
    .C0(n7876), .B0(\mcu/n22222 ), .A0(\mcu/clk_in_c_enable_174 ), 
    .F0(\mcu/clk_in_c_enable_34 ), .F1(\mcu/clk_in_c_enable_22 ));
  mcu_SLICE_1137 \mcu/SLICE_1137 ( .D1(\mcu/n22272 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22272 ), .C0(n7908), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n347 ), .F1(\mcu/n349 ));
  mcu_SLICE_1138 \mcu/SLICE_1138 ( .D1(\mcu/n22278 ), .C1(n7908), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n7908), .B0(n16392), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22111 ), .F1(\mcu/n22121 ));
  mcu_SLICE_1139 \mcu/SLICE_1139 ( .D1(\mcu/n22274 ), .C1(n11714), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n11714), 
    .B0(n16392), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22136 ), 
    .F1(\mcu/n22130 ));
  mcu_SLICE_1140 \mcu/SLICE_1140 ( .D1(\mcu/n22278 ), .C1(n16312), .B1(n16392), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n16312), 
    .B0(n16392), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22184 ), 
    .F1(\mcu/n22188 ));
  mcu_SLICE_1141 \mcu/SLICE_1141 ( .D1(\mcu/n22274 ), .C1(n16312), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n11714), .B0(n7876), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22142 ), .F1(\mcu/n22190 ));
  mcu_SLICE_1142 \mcu/SLICE_1142 ( .D1(\mcu/n22278 ), .C1(n16312), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n16312), 
    .B0(n11778), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22172 ), 
    .F1(\mcu/n22176 ));
  mcu_SLICE_1143 \mcu/SLICE_1143 ( .D1(\mcu/n22274 ), .C1(n7762), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n7908), .B0(n11778), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22207 ), .F1(\mcu/n22148 ));
  mcu_SLICE_1144 \mcu/SLICE_1144 ( .D1(\mcu/n22278 ), .C1(n7762), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n7762), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22154 ), .F1(\mcu/n22158 ));
  mcu_SLICE_1145 \mcu/SLICE_1145 ( .D1(\mcu/n22278 ), .C1(n16312), .B1(n7726), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22274 ), .C0(n16312), .B0(n7726), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22178 ), .F1(\mcu/n22182 ));
  mcu_SLICE_1146 \mcu/SLICE_1146 ( .D1(\mcu/s_N_294_2 ), .C1(\mcu/C_N_342_2 ), 
    .B1(\mcu/C_N_342_3 ), .A1(\mcu/s_N_294_3 ), .C0(\mcu/C_N_342_2 ), 
    .B0(\mcu/C_N_342_3 ), .A0(\mcu/s_N_294_3 ), .F0(\mcu/n6_adj_1584 ), 
    .F1(\mcu/n16622 ));
  mcu_SLICE_1147 \mcu/SLICE_1147 ( .D1(\mcu/n8_adj_695 ), .C1(n11778), 
    .B1(\mcu/n10_adj_586 ), .A1(\mcu/clk_in_c_enable_174 ), 
    .D0(\mcu/n8_adj_695 ), .C0(n16392), .B0(\mcu/n10_adj_586 ), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22234 ), .F1(\mcu/n22251 ));
  mcu_SLICE_1148 \mcu/SLICE_1148 ( .D1(\mcu/n22278 ), .C1(n7762), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22278 ), .C0(n7762), .B0(n16392), 
    .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22164 ), .F1(\mcu/n22170 ));
  mcu_SLICE_1149 \mcu/SLICE_1149 ( .D1(n11714), .C1(\mcu/n20289 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n11714), .B0(n16392), 
    .A0(\mcu/n22264 ), .F0(\mcu/n17155 ), .F1(\mcu/n17029 ));
  mcu_SLICE_1150 \mcu/SLICE_1150 ( .D1(instruction_7), .C1(instruction_11), 
    .B1(\mcu/n14_adj_711 ), .A1(\mcu/n7_adj_473 ), .D0(\mcu/C_N_342_7 ), 
    .C0(instruction_11), .B0(\mcu/n14_adj_711 ), .A0(\mcu/n7_adj_473 ), 
    .F0(\mcu/n22223 ), .F1(\mcu/Z_N_387_7 ));
  mcu_SLICE_1151 \mcu/SLICE_1151 ( .D1(instruction_4), .C1(instruction_11), 
    .B1(\mcu/n14_adj_463 ), .A1(\mcu/n7_adj_462 ), .D0(\mcu/C_N_342_4 ), 
    .C0(instruction_11), .B0(\mcu/n14_adj_463 ), .A0(\mcu/n7_adj_462 ), 
    .F0(\mcu/n22226 ), .F1(\mcu/Z_N_387_4 ));
  SLICE_1152 SLICE_1152( .D1(instruction_5), .C1(instruction_11), 
    .B1(\mcu/n14_adj_705 ), .A1(\mcu/n7_adj_609 ), .D0(\mcu/C_N_342_5 ), 
    .C0(instruction_11), .B0(\mcu/n14_adj_705 ), .A0(\mcu/n7_adj_609 ), 
    .M1(sw_c_1), .M0(sw_c_0), .LSR(n22297), .CLK(in_port_7__N_37), 
    .F0(\mcu/n22224 ), .Q0(in_port_0), .F1(\mcu/Z_N_387_5 ), .Q1(in_port_1));
  mcu_SLICE_1153 \mcu/SLICE_1153 ( .D1(\mcu/n22236 ), .C1(\mcu/n22235 ), 
    .B1(n16312), .A1(\mcu/n22237 ), .D0(instruction_7), .C0(\mcu/Z_N_367_7 ), 
    .B0(n16312), .A0(\mcu/n22236 ), .F0(\mcu/n11_adj_1265 ), .F1(\mcu/n18826 ));
  rom_SLICE_1154 \rom/SLICE_1154 ( .D1(n7726), .C1(n11714), .B1(\rom/n236 ), 
    .A1(\rom/n199 ), .D0(n7876), .C0(n7908), .B0(\rom/n236 ), .A0(\rom/n199 ), 
    .F0(n7942), .F1(n16277));
  mcu_SLICE_1155 \mcu/SLICE_1155 ( .C1(instruction_13), .B1(instruction_15), 
    .A1(instruction_16), .B0(instruction_16), .A0(instruction_13), 
    .F0(\mcu/n11804 ), .F1(\mcu/n11196 ));
  mcu_SLICE_1156 \mcu/SLICE_1156 ( .D1(\mcu/n22307 ), .C1(\mcu/n7746 ), 
    .B1(\mcu/n22283 ), .A1(\mcu/st_zc_1 ), .D0(\mcu/n22307 ), .C0(\mcu/n7746 ), 
    .B0(\mcu/n22284 ), .A0(\mcu/n22304 ), .F0(\mcu/clk_in_c_enable_136 ), 
    .F1(\mcu/clk_in_c_enable_137 ));
  mcu_SLICE_1157 \mcu/SLICE_1157 ( .D1(\mcu/n22268 ), .C1(n7908), .B1(n7726), 
    .A1(\mcu/n22267 ), .D0(n7726), .C0(n7908), .B0(n16421), .A0(\mcu/n160 ), 
    .F0(\mcu/n6900 ), .F1(\mcu/n22102 ));
  mcu_SLICE_1158 \mcu/SLICE_1158 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(\mcu/n5_adj_964 ), .A1(rst_n_in), .C0(\mcu/n21515 ), 
    .B0(\mcu/n5_adj_964 ), .A0(rst_n_in), .F0(\mcu/n21516 ), .F1(\mcu/n10021 ));
  mcu_SLICE_1159 \mcu/SLICE_1159 ( .B1(instruction_14), .A1(instruction_13), 
    .B0(instruction_13), .A0(instruction_14), .F0(\mcu/n16484 ), 
    .F1(\mcu/n7_adj_1458 ));
  mcu_SLICE_1160 \mcu/SLICE_1160 ( .D1(n16312), .C1(n9), .B1(n9_adj_1671), 
    .A1(\mcu/s_11_0 ), .D0(n7908), .C0(n9), .B0(n9_adj_1671), 
    .A0(\mcu/s_15_0 ), .F0(\mcu/n2_adj_1019 ), .F1(\mcu/n2_adj_971 ));
  mcu_SLICE_1161 \mcu/SLICE_1161 ( .D1(n16312), .C1(n7_adj_1668), .B1(n7), 
    .A1(\mcu/s_10_0 ), .D0(n7908), .C0(n7_adj_1668), .B0(n7), 
    .A0(\mcu/s_14_0 ), .F0(\mcu/n2_adj_1015 ), .F1(\mcu/n2_adj_949 ));
  mcu_SLICE_1162 \mcu/SLICE_1162 ( .D1(n16312), .C1(n10), .B1(n10_adj_1669), 
    .A1(\mcu/s_9_0 ), .D0(n7908), .C0(n10), .B0(n10_adj_1669), 
    .A0(\mcu/s_13_0 ), .F0(\mcu/n2_adj_1011 ), .F1(\mcu/n2_adj_947 ));
  mcu_SLICE_1163 \mcu/SLICE_1163 ( .D1(n16312), .C1(n8), .B1(n8_adj_1667), 
    .A1(\mcu/s_8_0 ), .D0(n7908), .C0(n8), .B0(n8_adj_1667), .A0(\mcu/s_12_0 ), 
    .M0(\mcu/Z ), .CE(\mcu/clk_in_c_enable_142 ), .CLK(clk_in_c), 
    .F0(\mcu/n2_adj_991 ), .Q0(\mcu/stack_zc_13_1 ), .F1(\mcu/n2_adj_941 ));
  mcu_SLICE_1164 \mcu/SLICE_1164 ( .C1(\mcu/n61 ), .B1(instruction_14), 
    .A1(instruction_15), .B0(instruction_14), .A0(instruction_15), 
    .F0(\mcu/n20074 ), .F1(\mcu/n14417 ));
  mcu_SLICE_1165 \mcu/SLICE_1165 ( .D1(n7908), .C1(\mcu/n20251 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(\mcu/n22263 ), .C0(n7908), .B0(n11778), 
    .A0(\mcu/n22264 ), .F0(\mcu/n18995 ), .F1(\mcu/n19237 ));
  mcu_SLICE_1166 \mcu/SLICE_1166 ( .C1(\mcu/clk_in_c_enable_109 ), 
    .B1(\mcu/jp ), .A1(rst_n_in), .B0(\mcu/jp ), .A0(rst_n_in), .M1(\mcu/Z ), 
    .M0(\mcu/C ), .CE(\mcu/clk_in_c_enable_143 ), .CLK(clk_in_c), 
    .F0(\mcu/n22300 ), .Q0(\mcu/stack_zc_d0_12_0 ), .F1(\mcu/n22291 ), 
    .Q1(\mcu/stack_zc_12_1 ));
  mcu_SLICE_1167 \mcu/SLICE_1167 ( .D1(\mcu/n13_adj_516 ), 
    .C1(\mcu/n13_adj_515 ), .B1(\mcu/n8044 ), .A1(\mcu/n8773 ), 
    .D0(\mcu/n13_adj_739 ), .C0(\mcu/n13_adj_744 ), .B0(\mcu/n8044 ), 
    .A0(\mcu/n8773 ), .F0(\mcu/n10_adj_1068 ), .F1(\mcu/n10_adj_1080 ));
  mcu_SLICE_1168 \mcu/SLICE_1168 ( .D1(\mcu/st_zc_2 ), .C1(\mcu/st_zc_3 ), 
    .B1(\mcu/st_zc_1 ), .A1(\mcu/st_zc_0 ), .B0(\mcu/st_zc_0 ), 
    .A0(\mcu/st_zc_1 ), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_137 ), .CLK(clk_in_c), .F0(\mcu/n22306 ), 
    .Q0(\mcu/stack_zc_d0_18_0 ), .F1(\mcu/n8_adj_1453 ), 
    .Q1(\mcu/stack_zc_18_1 ));
  mcu_SLICE_1169 \mcu/SLICE_1169 ( .D1(\mcu/port_id_7_N_200_0 ), 
    .C1(\mcu/n711 ), .B1(n7908), .A1(\mcu/n22252 ), 
    .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), .B0(n16312), 
    .A0(\mcu/n22239 ), .F0(\mcu/n10_adj_1288 ), .F1(\mcu/n10_adj_1450 ));
  mcu_SLICE_1170 \mcu/SLICE_1170 ( .D1(n16312), .C1(n7876), .B1(\mcu/n22205 ), 
    .A1(\mcu/n22261 ), .D0(\mcu/n22198 ), .C0(\mcu/n22261 ), .B0(n16312), 
    .A0(n16392), .F0(\mcu/clk_in_c_enable_76 ), .F1(\mcu/clk_in_c_enable_82 ));
  mcu_SLICE_1171 \mcu/SLICE_1171 ( .D1(instruction_3), .C1(instruction_11), 
    .B1(\mcu/n14 ), .A1(\mcu/n7 ), .D0(\mcu/n8_adj_695 ), .C0(n7876), 
    .B0(\mcu/n10_adj_586 ), .A0(\mcu/clk_in_c_enable_174 ), .F0(\mcu/n22240 ), 
    .F1(\mcu/Z_N_387_3 ));
  mcu_SLICE_1172 \mcu/SLICE_1172 ( .D1(\mcu/n22253 ), .C1(\mcu/n22255 ), 
    .B1(n7908), .A1(\mcu/n22258 ), .D0(\mcu/n13_adj_744 ), 
    .C0(\mcu/n13_adj_748 ), .B0(n7908), .A0(\mcu/n8627 ), 
    .F0(\mcu/n10_adj_749 ), .F1(\mcu/n19194 ));
  mcu_SLICE_1173 \mcu/SLICE_1173 ( .D1(instruction_10), .C1(instruction_11), 
    .B1(\mcu/n8789 ), .A1(instruction_9), .C0(\mcu/n16378 ), 
    .B0(instruction_9), .A0(instruction_8), .F0(\mcu/clk_in_c_enable_46 ), 
    .F1(\mcu/n16354 ));
  mcu_SLICE_1174 \mcu/SLICE_1174 ( .B1(instruction_13), .A1(instruction_15), 
    .B0(instruction_15), .A0(instruction_16), .F0(\mcu/n16618 ), 
    .F1(\mcu/n4_adj_1040 ));
  mcu_SLICE_1175 \mcu/SLICE_1175 ( .D1(instruction_0), .C1(instruction_11), 
    .B1(\mcu/n14_adj_501 ), .A1(\mcu/n7_adj_500 ), .D0(\mcu/C ), 
    .C0(\mcu/n7_adj_500 ), .B0(n7762), .A0(\mcu/n22093 ), 
    .F0(\mcu/n9_adj_876 ), .F1(\mcu/Z_N_387_0 ));
  mcu_SLICE_1176 \mcu/SLICE_1176 ( .B1(instruction_15), .A1(instruction_12), 
    .B0(instruction_12), .A0(instruction_14), .F0(\mcu/n4_adj_1039 ), 
    .F1(\mcu/n16389 ));
  mcu_SLICE_1177 \mcu/SLICE_1177 ( .D1(\mcu/n22278 ), .C1(n16312), .B1(n7876), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n14 ), .C0(\mcu/n14_adj_705 ), 
    .B0(n16312), .A0(\mcu/n22119 ), .F0(\mcu/n10_adj_1001 ), .F1(\mcu/n22194 ));
  mcu_SLICE_1178 \mcu/SLICE_1178 ( .D1(\mcu/n16122 ), .C1(instruction_0), 
    .B1(instruction_2), .A1(instruction_1), .D0(instruction_0), 
    .C0(\mcu/Z_N_367_0 ), .B0(n16312), .A0(\mcu/n22236 ), 
    .F0(\mcu/n11_adj_1266 ), .F1(\mcu/n7628 ));
  mcu_SLICE_1179 \mcu/SLICE_1179 ( .B1(\mcu/st_0 ), .A1(\mcu/n14459 ), 
    .B0(\mcu/st_0 ), .A0(\mcu/st_1 ), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_138 ), .CLK(clk_in_c), .F0(\mcu/n22305 ), 
    .Q0(\mcu/stack_zc_d0_17_0 ), .F1(\mcu/n4_adj_1430 ), 
    .Q1(\mcu/stack_zc_17_1 ));
  mcu_SLICE_1180 \mcu/SLICE_1180 ( .D1(n7762), .C1(\mcu/n20287 ), .B1(n16392), 
    .A1(\mcu/n22264 ), .D0(n11778), .C0(n7762), .B0(\mcu/n22277 ), 
    .A0(\mcu/n10_adj_698 ), .F0(\mcu/n22151 ), .F1(\mcu/n17765 ));
  mcu_SLICE_1181 \mcu/SLICE_1181 ( .C1(\mcu/n64_adj_1492 ), 
    .B1(instruction_17), .A1(instruction_13), .B0(instruction_14), 
    .A0(instruction_13), .F0(\mcu/n48 ), .F1(\mcu/n14423 ));
  mcu_SLICE_1182 \mcu/SLICE_1182 ( .C1(instruction_17), .B1(\mcu/n16364 ), 
    .A1(instruction_14), .A0(instruction_14), .M0(\mcu/Z ), 
    .CE(\mcu/clk_in_c_enable_135 ), .CLK(clk_in_c), .F0(\mcu/n13_adj_844 ), 
    .Q0(\mcu/stack_zc_20_1 ), .F1(\mcu/port_id_7__N_215 ));
  mcu_SLICE_1183 \mcu/SLICE_1183 ( .D1(\mcu/n10_adj_698 ), .C1(\mcu/n22281 ), 
    .B1(\mcu/n8050 ), .A1(\mcu/clk_in_c_enable_174 ), .D0(n7908), .C0(n11778), 
    .B0(\mcu/n22276 ), .A0(\mcu/n8050 ), .F0(\mcu/n22209 ), .F1(\mcu/n22241 ));
  mcu_SLICE_1184 \mcu/SLICE_1184 ( .D1(\mcu/n22268 ), .C1(n11714), .B1(n16392), 
    .A1(\mcu/n22267 ), .D0(\mcu/port_id_7_N_200_0 ), .C0(\mcu/n711 ), 
    .B0(n11714), .A0(\mcu/n22259 ), .F0(\mcu/n10_adj_1377 ), .F1(\mcu/n22085 ));
  mcu_SLICE_1185 \mcu/SLICE_1185 ( .D1(instruction_7), .C1(\mcu/Z_N_367_7 ), 
    .B1(n7908), .A1(\mcu/n22246 ), .C0(instruction_7), .B0(\mcu/n19664 ), 
    .A0(\mcu/n19663 ), .F0(\mcu/port_id_7_N_200_1 ), .F1(\mcu/n11_adj_1411 ));
  mcu_SLICE_1186 \mcu/SLICE_1186 ( .C1(instruction_7), .B1(\mcu/n19783 ), 
    .A1(\mcu/n19782 ), .C0(instruction_7), .B0(\mcu/n19619 ), 
    .A0(\mcu/n19618 ), .F0(\mcu/port_id_7_N_200_2 ), 
    .F1(\mcu/port_id_7_N_200_6 ));
  mcu_SLICE_1187 \mcu/SLICE_1187 ( .C1(instruction_7), .B1(\mcu/n19649 ), 
    .A1(\mcu/n19648 ), .C0(instruction_7), .B0(\mcu/n19589 ), 
    .A0(\mcu/n19588 ), .F0(\mcu/port_id_7_N_200_3 ), 
    .F1(\mcu/port_id_7_N_200_5 ));
  mcu_SLICE_1188 \mcu/SLICE_1188 ( .D1(\mcu/n22272 ), .C1(n11714), .B1(n11778), 
    .A1(\mcu/clk_in_c_enable_174 ), .D0(\mcu/n22230 ), .C0(\mcu/n22229 ), 
    .B0(n11714), .A0(\mcu/n22231 ), .F0(\mcu/n17170 ), .F1(\mcu/n12182 ));
  mcu_SLICE_1189 \mcu/SLICE_1189 ( .C1(\mcu/n20344 ), .B1(\mcu/C_N_342_7 ), 
    .A1(\mcu/C_N_336_0 ), .C0(instruction_3), .B0(\mcu/out_port_7_N_217_0 ), 
    .A0(\mcu/C_N_336_0 ), .M1(\mcu/Z ), .M0(\mcu/C ), 
    .CE(\mcu/clk_in_c_enable_145 ), .CLK(clk_in_c), .F0(\mcu/n103 ), 
    .Q0(\mcu/stack_zc_d0_10_0 ), .F1(\mcu/n16636 ), .Q1(\mcu/stack_zc_10_1 ));
  mcu_SLICE_1190 \mcu/SLICE_1190 ( .D1(instruction_2), .C1(instruction_11), 
    .B1(\mcu/n14_adj_482 ), .A1(\mcu/n7_adj_481 ), .D0(instruction_1), 
    .C0(instruction_11), .B0(\mcu/n14_adj_480 ), .A0(\mcu/n7_adj_479 ), 
    .F0(\mcu/Z_N_387_1 ), .F1(\mcu/Z_N_387_2 ));
  mcu_SLICE_1191 \mcu/SLICE_1191 ( .D1(\mcu/n2314 ), .C1(\mcu/n2320 ), 
    .B1(\mcu/n2313 ), .A1(\mcu/n2319 ), .B0(\mcu/n2318 ), .A0(\mcu/n2317 ), 
    .F0(\mcu/n4_adj_1536 ), .F1(\mcu/n16518 ));
  mcu_SLICE_1192 \mcu/SLICE_1192 ( .A1(instruction_16), .C0(\mcu/n11916 ), 
    .B0(\mcu/n10_adj_698 ), .A0(\mcu/n8_adj_708 ), .F0(\mcu/n22243 ), 
    .F1(\mcu/n24 ));
  mcu_SLICE_1193 \mcu/SLICE_1193 ( .C1(instruction_7), .B1(\mcu/n19604 ), 
    .A1(\mcu/n19603 ), .B0(instruction_0), .A0(\mcu/C ), .M0(\mcu/Z ), 
    .CE(\mcu/clk_in_c_enable_139 ), .CLK(clk_in_c), .F0(\mcu/n2063 ), 
    .Q0(\mcu/stack_zc_16_1 ), .F1(\mcu/port_id_7_N_200_4 ));
  sw_3_ \sw[3]_I ( .PADDI(sw_c_3), .sw3(sw[3]));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  led8 led8_I( .PADDO(led8_c_7), .led8(led8));
  seg_led_1_7_ \seg_led_1[7]_I ( .PADDO(GND_net), .segled17(seg_led_1[7]));
  led7 led7_I( .PADDO(led7_c_6), .led7(led7));
  led6 led6_I( .PADDO(led6_c_5), .led6(led6));
  seg_led_1_8_ \seg_led_1[8]_I ( .PADDO(GND_net), .segled18(seg_led_1[8]));
  led5 led5_I( .PADDO(led5_c_4), .led5(led5));
  key_0_ \key[0]_I ( .PADDI(key_c_0), .key0(key[0]));
  key_1_ \key[1]_I ( .PADDI(key_c_1), .key1(key[1]));
  key_2_ \key[2]_I ( .PADDI(key_c_2), .key2(key[2]));
  key_3_ \key[3]_I ( .PADDI(key_c_3), .key3(key[3]));
  sw_0_ \sw[0]_I ( .PADDI(sw_c_0), .sw0(sw[0]));
  sw_1_ \sw[1]_I ( .PADDI(sw_c_1), .sw1(sw[1]));
  sw_2_ \sw[2]_I ( .PADDI(sw_c_2), .sw2(sw[2]));
  led4 led4_I( .PADDO(led4_c_3), .led4(led4));
  led3 led3_I( .PADDO(led3_c_2), .led3(led3));
  led2 led2_I( .PADDO(led2_c_1), .led2(led2));
  led1 led1_I( .PADDO(led1_c_0), .led1(led1));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  seg_led_2_0_ \seg_led_2[0]_I ( .PADDO(seg_led_2_c_0), 
    .segled20(seg_led_2[0]));
  seg_led_2_1_ \seg_led_2[1]_I ( .PADDO(seg_led_2_c_1), 
    .segled21(seg_led_2[1]));
  seg_led_2_2_ \seg_led_2[2]_I ( .PADDO(seg_led_2_c_2), 
    .segled22(seg_led_2[2]));
  seg_led_2_3_ \seg_led_2[3]_I ( .PADDO(seg_led_2_c_3), 
    .segled23(seg_led_2[3]));
  seg_led_2_4_ \seg_led_2[4]_I ( .PADDO(seg_led_2_c_4), 
    .segled24(seg_led_2[4]));
  seg_led_2_5_ \seg_led_2[5]_I ( .PADDO(seg_led_2_c_5), 
    .segled25(seg_led_2[5]));
  seg_led_2_6_ \seg_led_2[6]_I ( .PADDO(seg_led_2_c_6), 
    .segled26(seg_led_2[6]));
  seg_led_2_7_ \seg_led_2[7]_I ( .PADDO(GND_net), .segled27(seg_led_2[7]));
  seg_led_2_8_ \seg_led_2[8]_I ( .PADDO(GND_net), .segled28(seg_led_2[8]));
  seg_led_1_0_ \seg_led_1[0]_I ( .PADDO(seg_led_1_c_0), 
    .segled10(seg_led_1[0]));
  seg_led_1_1_ \seg_led_1[1]_I ( .PADDO(seg_led_1_c_1), 
    .segled11(seg_led_1[1]));
  seg_led_1_2_ \seg_led_1[2]_I ( .PADDO(seg_led_1_c_2), 
    .segled12(seg_led_1[2]));
  seg_led_1_3_ \seg_led_1[3]_I ( .PADDO(seg_led_1_c_3), 
    .segled13(seg_led_1[3]));
  seg_led_1_4_ \seg_led_1[4]_I ( .PADDO(seg_led_1_c_4), 
    .segled14(seg_led_1[4]));
  seg_led_1_5_ \seg_led_1[5]_I ( .PADDO(seg_led_1_c_5), 
    .segled15(seg_led_1[5]));
  seg_led_1_6_ \seg_led_1[6]_I ( .PADDO(seg_led_1_c_6), 
    .segled16(seg_led_1[6]));
  rom_mux_133 \rom/mux_133 ( .DOA8(\rom/n814 ), .DOA7(\rom/n815 ), 
    .DOA6(\rom/n816 ), .DOA5(\rom/n817 ), .DOA4(\rom/n818 ), .DOA3(\rom/n819 ), 
    .DOA2(\rom/n820 ), .DOA1(\rom/n821 ), .DOA0(\rom/n822 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n813 ), .DOB1(\rom/n812 ), .DOB2(\rom/n811 ), .DOB3(\rom/n810 ), 
    .DOB4(\rom/n809 ), .DOB5(\rom/n808 ), .DOB6(\rom/n807 ), .DOB7(\rom/n806 ), 
    .DOB8(\rom/n805 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_130 \rom/mux_130 ( .DOA8(\rom/n757 ), .DOA7(\rom/n758 ), 
    .DOA6(\rom/n759 ), .DOA5(\rom/n760 ), .DOA4(\rom/n761 ), .DOA3(\rom/n762 ), 
    .DOA2(\rom/n763 ), .DOA1(\rom/n764 ), .DOA0(\rom/n765 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n756 ), .DOB1(\rom/n755 ), .DOB2(\rom/n754 ), .DOB3(\rom/n753 ), 
    .DOB4(\rom/n752 ), .DOB5(\rom/n751 ), .DOB6(\rom/n750 ), .DOB7(\rom/n749 ), 
    .DOB8(\rom/n748 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_127 \rom/mux_127 ( .DOA8(\rom/n700 ), .DOA7(\rom/n701 ), 
    .DOA6(\rom/n702 ), .DOA5(\rom/n703 ), .DOA4(\rom/n704 ), .DOA3(\rom/n705 ), 
    .DOA2(\rom/n706 ), .DOA1(\rom/n707 ), .DOA0(\rom/n708 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n699 ), .DOB1(\rom/n698 ), .DOB2(\rom/n697 ), .DOB3(\rom/n696 ), 
    .DOB4(\rom/n695 ), .DOB5(\rom/n694 ), .DOB6(\rom/n693 ), .DOB7(\rom/n692 ), 
    .DOB8(\rom/n691 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_132 \rom/mux_132 ( .DOA8(\rom/n795 ), .DOA7(\rom/n796 ), 
    .DOA6(\rom/n797 ), .DOA5(\rom/n798 ), .DOA4(\rom/n799 ), .DOA3(\rom/n800 ), 
    .DOA2(\rom/n801 ), .DOA1(\rom/n802 ), .DOA0(\rom/n803 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n794 ), .DOB1(\rom/n793 ), .DOB2(\rom/n792 ), .DOB3(\rom/n791 ), 
    .DOB4(\rom/n790 ), .DOB5(\rom/n789 ), .DOB6(\rom/n788 ), .DOB7(\rom/n787 ), 
    .DOB8(\rom/n786 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_121 \rom/mux_121 ( .DOA8(\rom/n586 ), .DOA7(\rom/n587 ), 
    .DOA6(\rom/n588 ), .DOA5(\rom/n589 ), .DOA4(\rom/n590 ), .DOA3(\rom/n591 ), 
    .DOA2(\rom/n592 ), .DOA1(\rom/n593 ), .DOA0(\rom/n594 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n585 ), .DOB1(\rom/n584 ), .DOB2(\rom/n583 ), .DOB3(\rom/n582 ), 
    .DOB4(\rom/n581 ), .DOB5(\rom/n580 ), .DOB6(\rom/n579 ), .DOB7(\rom/n578 ), 
    .DOB8(\rom/n577 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_129 \rom/mux_129 ( .DOA8(\rom/n738 ), .DOA7(\rom/n739 ), 
    .DOA6(\rom/n740 ), .DOA5(\rom/n741 ), .DOA4(\rom/n742 ), .DOA3(\rom/n743 ), 
    .DOA2(\rom/n744 ), .DOA1(\rom/n745 ), .DOA0(\rom/n746 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n737 ), .DOB1(\rom/n736 ), .DOB2(\rom/n735 ), .DOB3(\rom/n734 ), 
    .DOB4(\rom/n733 ), .DOB5(\rom/n732 ), .DOB6(\rom/n731 ), .DOB7(\rom/n730 ), 
    .DOB8(\rom/n729 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_126 \rom/mux_126 ( .DOA8(\rom/n681 ), .DOA7(\rom/n682 ), 
    .DOA6(\rom/n683 ), .DOA5(\rom/n684 ), .DOA4(\rom/n685 ), .DOA3(\rom/n686 ), 
    .DOA2(\rom/n687 ), .DOA1(\rom/n688 ), .DOA0(\rom/n689 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n680 ), .DOB1(\rom/n679 ), .DOB2(\rom/n678 ), .DOB3(\rom/n677 ), 
    .DOB4(\rom/n676 ), .DOB5(\rom/n675 ), .DOB6(\rom/n674 ), .DOB7(\rom/n673 ), 
    .DOB8(\rom/n672 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  rom_mux_120 \rom/mux_120 ( .DOA8(\rom/n567 ), .DOA7(\rom/n568 ), 
    .DOA6(\rom/n569 ), .DOA5(\rom/n570 ), .DOA4(\rom/n571 ), .DOA3(\rom/n572 ), 
    .DOA2(\rom/n573 ), .DOA1(\rom/n574 ), .DOA0(\rom/n575 ), .CLKB(clk_in_c), 
    .DOB0(\rom/n566 ), .DOB1(\rom/n565 ), .DOB2(\rom/n564 ), .DOB3(\rom/n563 ), 
    .DOB4(\rom/n562 ), .DOB5(\rom/n561 ), .DOB6(\rom/n560 ), .DOB7(\rom/n559 ), 
    .DOB8(\rom/n558 ), .ADB4(address_0), .ADB5(address_1), .ADB6(address_2), 
    .ADB7(address_3), .ADB8(address_4), .ADB9(address_5), .ADB10(address_6), 
    .ADB11(address_7), .ADB12(address_8));
  mcu_stack0 \mcu/stack0 ( .DIA8(\mcu/n1848 ), .DIA7(\mcu/n1849 ), 
    .DIA6(\mcu/n1850 ), .DIA5(\mcu/n1851 ), .DIA4(\mcu/n1852 ), 
    .DIA3(\mcu/n1853 ), .DIA2(\mcu/n1854 ), .DIA1(\mcu/n1855 ), 
    .DIA0(\mcu/n1856 ), .ADA8(\mcu/stack_N_397_4 ), .ADA7(\mcu/n22288 ), 
    .ADA6(\mcu/stack_N_397_2 ), .ADA5(\mcu/stack_N_397_1 ), 
    .ADA4(\mcu/stack_N_397_0 ), .DOA8(\mcu/n2340 ), .DOA7(\mcu/n2338 ), 
    .DOA6(\mcu/n2336 ), .DOA5(\mcu/n2334 ), .DOA4(\mcu/n2332 ), 
    .DOA3(\mcu/n2330 ), .DOA2(\mcu/n2328 ), .DOA1(\mcu/n2326 ), 
    .DOA0(\mcu/n2324 ), .CEA(\mcu/clk_in_c_enable_115 ), .CLKA(clk_in_c), 
    .CLKB(clk_in_c), .DOB0(\mcu/n2342 ), .DOB1(\mcu/n2344 ), 
    .DOB2(\mcu/n2346 ), .ADB4(\mcu/n15_adj_468 ), .ADB5(\mcu/n13 ), 
    .ADB6(\mcu/n11 ), .ADB7(\mcu/n9_adj_461 ), .ADB8(\mcu/n7_adj_518 ), 
    .DIB0(\mcu/n1847 ), .DIB1(\mcu/n1846 ), .DIB2(\mcu/n1845 ));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module u1_SLICE_0 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i23 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu2 \u1/cnt_p_831_add_4_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module u1_SLICE_1 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i22 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_2 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i20 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_3 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_4 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_5 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_6 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_7 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_8 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_9 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_10 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_11 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/cnt_p_831__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u1/cnt_p_831_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_12 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \u1/cnt_p_831__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \u1/cnt_p_831_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_13 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i14( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i13( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_15( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module SLICE_14 ( input A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20004 add_11182_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h1000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_15 ( input A0, FCI, output F1 );
  wire   GNDI;

  ccu20005 add_11181_24( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_16 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i12( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i11( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_13( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_17 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i10( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i9( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_11( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_18 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i8( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i7( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_19 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i6( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_20 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11181_22( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_21 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11181_20( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11181_18( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i4( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i3( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_24 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20007 add_11181_16( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_25 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20007 add_11181_14( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_3( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_27 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0003 cnt_830__i0( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20002 cnt_830_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_28 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20008 add_11181_12( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_29 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20009 add_11181_10( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_30 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20008 add_11181_8( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11181_6( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20009 add_11181_4( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20010 add_11181_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_34 ( input A0, FCI, output F1 );
  wire   GNDI;

  ccu20005 add_11182_30( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_28( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_26( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_24( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_22( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_20( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_18( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_16( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, CE_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre0003 cnt_830__i31( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu2 cnt_830_add_4_33( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_43 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_14( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i30( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i29( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_31( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_45 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i28( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i27( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_29( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_46 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i26( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i25( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_27( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_47 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_12( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i24( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i23( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_25( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_49 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_10( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_8( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i22( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i21( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_23( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_52 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i20( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i19( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_21( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_53 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 add_11182_6( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i18( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i17( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_19( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_55 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20009 add_11182_4( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, CE_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0003 cnt_830__i16( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 cnt_830__i15( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20001 cnt_830_add_4_17( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 \mcu/add_412_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'ha965;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 \mcu/add_632_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h56a6;
  defparam inst1.INIT1 = 16'h56a6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_59 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20013 \mcu/add_632_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h56a6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_60 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \mcu/add_21_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 \mcu/add_412_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_62 ( input FCI, output F0 );
  wire   GNDI;

  ccu20014 \mcu/add_827_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_63 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20015 \mcu/add_412_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'ha965;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_64 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \mcu/add_827_8 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_65 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \mcu/add_827_6 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_66 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \mcu/add_827_4 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_67 ( input A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20016 \mcu/add_827_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 \mcu/add_632_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_69 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \mcu/add_21_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_70 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20017 \mcu/add_21_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_71 ( input D0, C0, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20018 \mcu/add_632_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h56a6;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_72 ( input A1, A0, DI1, CE, LSR, CLK, FCI, output F0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \mcu/pc__i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20009 \mcu/add_21_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20012 \mcu/add_632_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_74 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20005 \mcu/sub_131_add_2_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_75 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \mcu/sub_131_add_2_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_76 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \mcu/sub_131_add_2_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_77 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \mcu/sub_131_add_2_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_78 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \mcu/add_21_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_79 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \mcu/sub_131_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_80 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \mcu/add_21_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_81 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \mcu/add_21_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_82 ( input D0, C0, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20020 \mcu/add_412_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha965;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcu_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, F1, 
    FCO );

  ccu20011 \mcu/add_412_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_creg1_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output WADO0, 
    WADO1, WADO2, WADO3, WDO0, WDO1, WDO2, WDO3 );

  buffer \mcu/creg1/WD0_INT ( .I(A1), .Z(WDO0));
  buffer \mcu/creg1/WD1_INT ( .I(B1), .Z(WDO1));
  buffer \mcu/creg1/WD2_INT ( .I(C1), .Z(WDO2));
  buffer \mcu/creg1/WD3_INT ( .I(D1), .Z(WDO3));
  buffer \mcu/creg1/AD0_INT ( .I(A0), .Z(WADO0));
  buffer \mcu/creg1/AD1_INT ( .I(B0), .Z(WADO1));
  buffer \mcu/creg1/AD2_INT ( .I(C0), .Z(WADO2));
  buffer \mcu/creg1/AD3_INT ( .I(D0), .Z(WADO3));

  specify
    (D1 => WDO3) = (0:0:0,0:0:0);
    (C1 => WDO2) = (0:0:0,0:0:0);
    (B1 => WDO1) = (0:0:0,0:0:0);
    (A1 => WDO0) = (0:0:0,0:0:0);
    (D0 => WADO3) = (0:0:0,0:0:0);
    (C0 => WADO2) = (0:0:0,0:0:0);
    (B0 => WADO1) = (0:0:0,0:0:0);
    (A0 => WADO0) = (0:0:0,0:0:0);
  endspecify

endmodule

module buffer ( input I, output Z );

  BUFBA INST1( .A(I), .Z(Z));
endmodule

module mcu_creg1_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, WRE, WCK, 
    output F0, F1, input WAD0, WAD1, WAD2, WAD3, WD0, WD1 );
  wire   WRE_dly, WCK_dly, WAD0_dly, WAD1_dly, WAD2_dly, WAD3_dly, WD0_dly, 
         WD1_dly;

  ec2dpram \mcu/creg1/RAM0 ( .DI0(WD0_dly), .DI1(WD1_dly), .RA0(A0), .RA1(B1), 
    .RA2(C0), .RA3(D0), .WA0(WAD0_dly), .WA1(WAD1_dly), .WA2(WAD2_dly), 
    .WA3(WAD3_dly), .WRE(WRE_dly), .WCK(WCK_dly), .DO0(F0), .DO1(F1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (WCK => F0) = (0:0:0,0:0:0);
    (WCK => F1) = (0:0:0,0:0:0);
    $setuphold (posedge WCK, WRE, 0:0:0, 0:0:0,,,, WCK_dly, WRE_dly);
    $setuphold (posedge WCK, WAD0, 0:0:0, 0:0:0,,,, WCK_dly, WAD0_dly);
    $setuphold (posedge WCK, WAD1, 0:0:0, 0:0:0,,,, WCK_dly, WAD1_dly);
    $setuphold (posedge WCK, WAD2, 0:0:0, 0:0:0,,,, WCK_dly, WAD2_dly);
    $setuphold (posedge WCK, WAD3, 0:0:0, 0:0:0,,,, WCK_dly, WAD3_dly);
    $setuphold (posedge WCK, WD0, 0:0:0, 0:0:0,,,, WCK_dly, WD0_dly);
    $setuphold (posedge WCK, WD1, 0:0:0, 0:0:0,,,, WCK_dly, WD1_dly);
    $width (posedge WCK, 0:0:0);
    $width (negedge WCK, 0:0:0);
  endspecify

endmodule

module ec2dpram ( input DI0, DI1, RA0, RA1, RA2, RA3, WA0, WA1, WA2, WA3, WRE, 
    WCK, output DO0, DO1 );
  wire   TIELO;

  VLO GND1( .Z(TIELO));
  DPR16X4C #("0x0000000000000000") inst0( .DI0(DI0), .DI1(DI1), .DI2(TIELO), 
    .DI3(TIELO), .WAD0(WA0), .WAD1(WA1), .WAD2(WA2), .WAD3(WA3), .WRE(WRE), 
    .WCK(WCK), .RAD0(RA0), .RAD1(RA1), .RAD2(RA2), .RAD3(RA3), .DO0(DO0), 
    .DO1(DO1), .DO2(), .DO3());
endmodule

module mcu_creg1_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, WRE, WCK, 
    output F0, F1, input WAD0, WAD1, WAD2, WAD3, WD0, WD1 );
  wire   WRE_dly, WCK_dly, WAD0_dly, WAD1_dly, WAD2_dly, WAD3_dly, WD0_dly, 
         WD1_dly;

  ec2dpram0021 \mcu/creg1/RAM1 ( .DI0(WD0_dly), .DI1(WD1_dly), .RA0(A0), 
    .RA1(B1), .RA2(C0), .RA3(D0), .WA0(WAD0_dly), .WA1(WAD1_dly), 
    .WA2(WAD2_dly), .WA3(WAD3_dly), .WRE(WRE_dly), .WCK(WCK_dly), .DO0(F0), 
    .DO1(F1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (WCK => F0) = (0:0:0,0:0:0);
    (WCK => F1) = (0:0:0,0:0:0);
    $setuphold (posedge WCK, WRE, 0:0:0, 0:0:0,,,, WCK_dly, WRE_dly);
    $setuphold (posedge WCK, WAD0, 0:0:0, 0:0:0,,,, WCK_dly, WAD0_dly);
    $setuphold (posedge WCK, WAD1, 0:0:0, 0:0:0,,,, WCK_dly, WAD1_dly);
    $setuphold (posedge WCK, WAD2, 0:0:0, 0:0:0,,,, WCK_dly, WAD2_dly);
    $setuphold (posedge WCK, WAD3, 0:0:0, 0:0:0,,,, WCK_dly, WAD3_dly);
    $setuphold (posedge WCK, WD0, 0:0:0, 0:0:0,,,, WCK_dly, WD0_dly);
    $setuphold (posedge WCK, WD1, 0:0:0, 0:0:0,,,, WCK_dly, WD1_dly);
    $width (posedge WCK, 0:0:0);
    $width (negedge WCK, 0:0:0);
  endspecify

endmodule

module ec2dpram0021 ( input DI0, DI1, RA0, RA1, RA2, RA3, WA0, WA1, WA2, WA3, 
    WRE, WCK, output DO0, DO1 );
  wire   TIELO;

  VLO GND1( .Z(TIELO));
  DPR16X4C #("0x0000000000000000") inst0( .DI0(TIELO), .DI1(TIELO), .DI2(DI0), 
    .DI3(DI1), .WAD0(WA0), .WAD1(WA1), .WAD2(WA2), .WAD3(WA3), .WRE(WRE), 
    .WCK(WCK), .RAD0(RA0), .RAD1(RA1), .RAD2(RA2), .RAD3(RA3), .DO0(), .DO1(), 
    .DO2(DO0), .DO3(DO1));
endmodule

module mcu_creg0_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output WADO0, 
    WADO1, WADO2, WADO3, WDO0, WDO1, WDO2, WDO3 );

  buffer \mcu/creg0/WD0_INT ( .I(A1), .Z(WDO0));
  buffer \mcu/creg0/WD1_INT ( .I(B1), .Z(WDO1));
  buffer \mcu/creg0/WD2_INT ( .I(C1), .Z(WDO2));
  buffer \mcu/creg0/WD3_INT ( .I(D1), .Z(WDO3));
  buffer \mcu/creg0/AD0_INT ( .I(A0), .Z(WADO0));
  buffer \mcu/creg0/AD1_INT ( .I(B0), .Z(WADO1));
  buffer \mcu/creg0/AD2_INT ( .I(C0), .Z(WADO2));
  buffer \mcu/creg0/AD3_INT ( .I(D0), .Z(WADO3));

  specify
    (D1 => WDO3) = (0:0:0,0:0:0);
    (C1 => WDO2) = (0:0:0,0:0:0);
    (B1 => WDO1) = (0:0:0,0:0:0);
    (A1 => WDO0) = (0:0:0,0:0:0);
    (D0 => WADO3) = (0:0:0,0:0:0);
    (C0 => WADO2) = (0:0:0,0:0:0);
    (B0 => WADO1) = (0:0:0,0:0:0);
    (A0 => WADO0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_creg0_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, WRE, WCK, 
    output F0, F1, input WAD0, WAD1, WAD2, WAD3, WD0, WD1 );
  wire   WRE_dly, WCK_dly, WAD0_dly, WAD1_dly, WAD2_dly, WAD3_dly, WD0_dly, 
         WD1_dly;

  ec2dpram \mcu/creg0/RAM0 ( .DI0(WD0_dly), .DI1(WD1_dly), .RA0(A0), .RA1(B1), 
    .RA2(C0), .RA3(D0), .WA0(WAD0_dly), .WA1(WAD1_dly), .WA2(WAD2_dly), 
    .WA3(WAD3_dly), .WRE(WRE_dly), .WCK(WCK_dly), .DO0(F0), .DO1(F1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (WCK => F0) = (0:0:0,0:0:0);
    (WCK => F1) = (0:0:0,0:0:0);
    $setuphold (posedge WCK, WRE, 0:0:0, 0:0:0,,,, WCK_dly, WRE_dly);
    $setuphold (posedge WCK, WAD0, 0:0:0, 0:0:0,,,, WCK_dly, WAD0_dly);
    $setuphold (posedge WCK, WAD1, 0:0:0, 0:0:0,,,, WCK_dly, WAD1_dly);
    $setuphold (posedge WCK, WAD2, 0:0:0, 0:0:0,,,, WCK_dly, WAD2_dly);
    $setuphold (posedge WCK, WAD3, 0:0:0, 0:0:0,,,, WCK_dly, WAD3_dly);
    $setuphold (posedge WCK, WD0, 0:0:0, 0:0:0,,,, WCK_dly, WD0_dly);
    $setuphold (posedge WCK, WD1, 0:0:0, 0:0:0,,,, WCK_dly, WD1_dly);
    $width (posedge WCK, 0:0:0);
    $width (negedge WCK, 0:0:0);
  endspecify

endmodule

module mcu_creg0_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, WRE, WCK, 
    output F0, F1, input WAD0, WAD1, WAD2, WAD3, WD0, WD1 );
  wire   WRE_dly, WCK_dly, WAD0_dly, WAD1_dly, WAD2_dly, WAD3_dly, WD0_dly, 
         WD1_dly;

  ec2dpram0021 \mcu/creg0/RAM1 ( .DI0(WD0_dly), .DI1(WD1_dly), .RA0(A0), 
    .RA1(B1), .RA2(C0), .RA3(D0), .WA0(WAD0_dly), .WA1(WAD1_dly), 
    .WA2(WAD2_dly), .WA3(WAD3_dly), .WRE(WRE_dly), .WCK(WCK_dly), .DO0(F0), 
    .DO1(F1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (WCK => F0) = (0:0:0,0:0:0);
    (WCK => F1) = (0:0:0,0:0:0);
    $setuphold (posedge WCK, WRE, 0:0:0, 0:0:0,,,, WCK_dly, WRE_dly);
    $setuphold (posedge WCK, WAD0, 0:0:0, 0:0:0,,,, WCK_dly, WAD0_dly);
    $setuphold (posedge WCK, WAD1, 0:0:0, 0:0:0,,,, WCK_dly, WAD1_dly);
    $setuphold (posedge WCK, WAD2, 0:0:0, 0:0:0,,,, WCK_dly, WAD2_dly);
    $setuphold (posedge WCK, WAD3, 0:0:0, 0:0:0,,,, WCK_dly, WAD3_dly);
    $setuphold (posedge WCK, WD0, 0:0:0, 0:0:0,,,, WCK_dly, WD0_dly);
    $setuphold (posedge WCK, WD1, 0:0:0, 0:0:0,,,, WCK_dly, WD1_dly);
    $width (posedge WCK, 0:0:0);
    $width (negedge WCK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_90 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_90/mcu/SLICE_90_K1_H1 , 
         \mcu/SLICE_90/mcu/mux_334_i1/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_90_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_90/mcu/SLICE_90_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_90/mcu/mux_334_i1/GATE_H0 ));
  vmuxregsre \mcu/pc__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_90_K0K1MUX ( .D0(\mcu/SLICE_90/mcu/mux_334_i1/GATE_H0 ), 
    .D1(\mcu/SLICE_90/mcu/SLICE_90_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module mcu_SLICE_91 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_91/mcu/SLICE_91_K1_H1 , 
         \mcu/SLICE_91/mcu/mux_334_i2/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_91_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_91/mcu/SLICE_91_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_91/mcu/mux_334_i2/GATE_H0 ));
  vmuxregsre \mcu/pc__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_91_K0K1MUX ( .D0(\mcu/SLICE_91/mcu/mux_334_i2/GATE_H0 ), 
    .D1(\mcu/SLICE_91/mcu/SLICE_91_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_92 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_92/mcu/SLICE_92_K1_H1 , 
         \mcu/SLICE_92/mcu/mux_334_i3/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_92_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_92/mcu/SLICE_92_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i3/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_92/mcu/mux_334_i3/GATE_H0 ));
  vmuxregsre0023 \mcu/pc__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_92_K0K1MUX ( .D0(\mcu/SLICE_92/mcu/mux_334_i3/GATE_H0 ), 
    .D1(\mcu/SLICE_92/mcu/SLICE_92_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0023 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module mcu_SLICE_93 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_93/mcu/SLICE_93_K1_H1 , 
         \mcu/SLICE_93/mcu/mux_334_i4/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_93_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_93/mcu/SLICE_93_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i4/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_93/mcu/mux_334_i4/GATE_H0 ));
  vmuxregsre \mcu/pc__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_93_K0K1MUX ( .D0(\mcu/SLICE_93/mcu/mux_334_i4/GATE_H0 ), 
    .D1(\mcu/SLICE_93/mcu/SLICE_93_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_94 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_94/mcu/SLICE_94_K1_H1 , 
         \mcu/SLICE_94/mcu/mux_334_i5/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_94_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_94/mcu/SLICE_94_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i5/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_94/mcu/mux_334_i5/GATE_H0 ));
  vmuxregsre0023 \mcu/pc__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_94_K0K1MUX ( .D0(\mcu/SLICE_94/mcu/mux_334_i5/GATE_H0 ), 
    .D1(\mcu/SLICE_94/mcu/SLICE_94_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_95 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_95/mcu/SLICE_95_K1_H1 , 
         \mcu/SLICE_95/mcu/mux_334_i6/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_95_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_95/mcu/SLICE_95_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i6/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_95/mcu/mux_334_i6/GATE_H0 ));
  vmuxregsre \mcu/pc__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_95_K0K1MUX ( .D0(\mcu/SLICE_95/mcu/mux_334_i6/GATE_H0 ), 
    .D1(\mcu/SLICE_95/mcu/SLICE_95_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_96 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_96/mcu/SLICE_96_K1_H1 , 
         \mcu/SLICE_96/mcu/mux_334_i7/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_96_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_96/mcu/SLICE_96_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i7/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_96/mcu/mux_334_i7/GATE_H0 ));
  vmuxregsre0023 \mcu/pc__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_96_K0K1MUX ( .D0(\mcu/SLICE_96/mcu/mux_334_i7/GATE_H0 ), 
    .D1(\mcu/SLICE_96/mcu/SLICE_96_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_97 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_97/mcu/SLICE_97_K1_H1 , 
         \mcu/SLICE_97/mcu/mux_334_i8/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_97_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_97/mcu/SLICE_97_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i8/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_97/mcu/mux_334_i8/GATE_H0 ));
  vmuxregsre \mcu/pc__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_97_K0K1MUX ( .D0(\mcu/SLICE_97/mcu/mux_334_i8/GATE_H0 ), 
    .D1(\mcu/SLICE_97/mcu/SLICE_97_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_98 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_98/mcu/SLICE_98_K1_H1 , 
         \mcu/SLICE_98/mcu/mux_334_i9/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly, 
         LSR_dly;

  lut4 \mcu/SLICE_98_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_98/mcu/SLICE_98_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i9/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_98/mcu/mux_334_i9/GATE_H0 ));
  vmuxregsre \mcu/pc__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_98_K0K1MUX ( .D0(\mcu/SLICE_98/mcu/mux_334_i9/GATE_H0 ), 
    .D1(\mcu/SLICE_98/mcu/SLICE_98_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_99 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_99/mcu/SLICE_99_K1_H1 , 
         \mcu/SLICE_99/mcu/mux_334_i10/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly, LSR_dly;

  lut4 \mcu/SLICE_99_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_99/mcu/SLICE_99_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i10/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_99/mcu/mux_334_i10/GATE_H0 ));
  vmuxregsre \mcu/pc__i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_99_K0K1MUX ( .D0(\mcu/SLICE_99/mcu/mux_334_i10/GATE_H0 ), 
    .D1(\mcu/SLICE_99/mcu/SLICE_99_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_100 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_100/mcu/SLICE_100_K1_H1 , 
         \mcu/SLICE_100/mcu/mux_334_i11/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly, LSR_dly;

  lut4 \mcu/SLICE_100_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_100/mcu/SLICE_100_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i11/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_100/mcu/mux_334_i11/GATE_H0 ));
  vmuxregsre \mcu/pc__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_100_K0K1MUX ( 
    .D0(\mcu/SLICE_100/mcu/mux_334_i11/GATE_H0 ), 
    .D1(\mcu/SLICE_100/mcu/SLICE_100_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_101 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_101/mcu/SLICE_101_K1_H1 , 
         \mcu/SLICE_101/mcu/mux_334_i12/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly, LSR_dly;

  lut4 \mcu/SLICE_101_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_101/mcu/SLICE_101_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \mcu/mux_334_i12/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_101/mcu/mux_334_i12/GATE_H0 ));
  vmuxregsre \mcu/pc__i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_101_K0K1MUX ( 
    .D0(\mcu/SLICE_101/mcu/mux_334_i12/GATE_H0 ), 
    .D1(\mcu/SLICE_101/mcu/SLICE_101_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D0, C0, B0, A0, M1, M0, LSR, CLK, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40024 \mcu/i1_4_lut_4_lut_adj_182 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0025 in_port_7__I_0_i4( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0025 in_port_7__I_0_i3( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0025 ( input D0, D1, SD, SP, CK, LSR, output Q );
  wire   Q_INT, D_INT, LSRB, L_IN;

  MUX41 INST10( .D0(Q_INT), .D1(Q_INT), .D2(D0), .D3(D1), .SD1(SD), .SD2(SP), 
    .Z(D_INT));
  INV INST20( .A(LSR), .Z(LSRB));
  AND2 INST30( .A(LSRB), .B(D_INT), .Z(L_IN));
  FD1S1A INST50( .D(L_IN), .CK(CK), .Q(Q_INT));
  defparam INST50.GSR = "DISABLED";
  BUFBA INST80( .A(Q_INT), .Z(Q));
endmodule

module SLICE_104 ( input D0, C0, B0, A0, M1, M0, LSR, CLK, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40026 \mcu/i1_2_lut_rep_677_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0025 in_port_7__I_0_i6( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0025 in_port_7__I_0_i5( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40027 \u1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \u1/i9063_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u1/clk_p_29 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \mcu/PrioSelect_105_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \mcu/i2_4_lut_adj_150 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcu/C_506 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40031 \mcu/i1_4_lut_adj_156 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \mcu/i2_4_lut_adj_158 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/Z_509 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_117 ( input C1, B1, A1, C0, B0, A0, DI1, M1, M0, FXB, FXA, CE, 
    LSR, CLK, output OFX0, Q1, OFX1 );
  wire   GNDI, \SLICE_117/rom/i16635/GATE_H1 , \SLICE_117/SLICE_117_K0_H0 , 
         VCCI, LSR_NOTIN, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \rom/i16635/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_117/rom/i16635/GATE_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 SLICE_117_K0( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\SLICE_117/SLICE_117_K0_H0 ));
  vmuxregsre \mcu/enable_intr_flag_507 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 SLICE_117_K0K1MUX( .D0(\SLICE_117/SLICE_117_K0_H0 ), 
    .D1(\SLICE_117/rom/i16635/GATE_H1 ), .SD(M0), .Z(OFX0));
  selmux2 SLICE_117_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_118 ( input D0, C0, B0, A0, M1, M0, LSR, CLK, output F0, Q0, 
    Q1 );
  wire   VCCI, GNDI, LSR_NOTIN, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40033 \mcu/i17520_4_lut_rep_736 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcu/intr_f__i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \mcu/intr_f__i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF577) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_120 ( input C1, B1, A1, A0, DI0, M1, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, M1_dly, LSR_dly;

  lut40034 \mcu/i17654_3_lut_rep_695 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \mcu/i1_1_lut_rep_732 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \mcu/intr_f__i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0023 \mcu/jp_503 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5757) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_121 ( input C1, B1, A1, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40036 \mcu/i8206_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \mcu/i1116_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1001 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1000 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8484) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_122 ( input D1, C1, B1, A1, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \mcu/i8565_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \mcu/i1_2_lut_adj_142 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/stack_1003 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1002 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC084) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_123 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \mcu/i8566_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \mcu/i1045_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/stack_1005 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1004 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \mcu/i8567_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \mcu/i1052_2_lut_rep_721_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/stack_1007 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/stack_1006 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \mcu/i8568_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \mcu/i1059_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/stack_1010 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/stack_1008 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_126 ( input C1, B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \mcu/i601_2_lut_rep_723_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \mcu/stack_1013 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1012 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_127 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1015 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1014 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_128 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1017 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1016 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_129 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1019 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1018 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_130 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1021 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1020 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_131 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \mcu/mux_628_i11_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack_1023 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/stack_1022 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_132 ( input B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40045 \mcu/i1372_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \mcu/mux_628_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/stack ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 \mcu/PrioSelect_105_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \mcu/PrioSelect_77_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_0_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_0_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_134 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_134/mcu/SLICE_134_K1_H1 , 
         \mcu/SLICE_134/mcu/PrioSelect_81_i19/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut4 \mcu/SLICE_134_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_134/mcu/SLICE_134_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_81_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_134/mcu/PrioSelect_81_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_134_K0K1MUX ( 
    .D0(\mcu/SLICE_134/mcu/PrioSelect_81_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_134/mcu/SLICE_134_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_135 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_135/mcu/SLICE_135_K1_H1 , 
         \mcu/SLICE_135/mcu/PrioSelect_85_i19/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut4 \mcu/SLICE_135_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_135/mcu/SLICE_135_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_85_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_135/mcu/PrioSelect_85_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_135_K0K1MUX ( 
    .D0(\mcu/SLICE_135/mcu/PrioSelect_85_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_135/mcu/SLICE_135_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_136 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_136/mcu/SLICE_136_K1_H1 , 
         \mcu/SLICE_136/mcu/PrioSelect_89_i19/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut4 \mcu/SLICE_136_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_136/mcu/SLICE_136_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_89_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_136/mcu/PrioSelect_89_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_136_K0K1MUX ( 
    .D0(\mcu/SLICE_136/mcu/PrioSelect_89_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_136/mcu/SLICE_136_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_137 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_137/mcu/SLICE_137_K1_H1 , 
         \mcu/SLICE_137/mcu/PrioSelect_93_i19/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut4 \mcu/SLICE_137_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_137/mcu/SLICE_137_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_93_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_137/mcu/PrioSelect_93_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_137_K0K1MUX ( 
    .D0(\mcu/SLICE_137/mcu/PrioSelect_93_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_137/mcu/SLICE_137_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_138 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_138/mcu/SLICE_138_K1_H1 , 
         \mcu/SLICE_138/mcu/PrioSelect_97_i19/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         CE_dly;

  lut4 \mcu/SLICE_138_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_138/mcu/SLICE_138_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_97_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_138/mcu/PrioSelect_97_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_138_K0K1MUX ( 
    .D0(\mcu/SLICE_138/mcu/PrioSelect_97_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_138/mcu/SLICE_138_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_139 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \mcu/SLICE_139/mcu/SLICE_139_K1_H1 , 
         \mcu/SLICE_139/mcu/PrioSelect_101_i19/GATE_H0 , VCCI, DI0_dly, 
         CLK_dly, CE_dly;

  lut4 \mcu/SLICE_139_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/SLICE_139/mcu/SLICE_139_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/PrioSelect_101_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/SLICE_139/mcu/PrioSelect_101_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_0_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcu/SLICE_139_K0K1MUX ( 
    .D0(\mcu/SLICE_139/mcu/PrioSelect_101_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_139/mcu/SLICE_139_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_425_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_397_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_10_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_10_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_141/mcu/SLICE_141_K1_H1 , 
         \mcu/SLICE_141/mcu/PrioSelect_401_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_141_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_141/mcu/SLICE_141_K1_H1 ));
  lut40049 \mcu/PrioSelect_401_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_141/mcu/PrioSelect_401_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_141_K0K1MUX ( 
    .D0(\mcu/SLICE_141/mcu/PrioSelect_401_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_141/mcu/SLICE_141_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_142/mcu/SLICE_142_K1_H1 , 
         \mcu/SLICE_142/mcu/PrioSelect_405_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_142_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_142/mcu/SLICE_142_K1_H1 ));
  lut40049 \mcu/PrioSelect_405_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_142/mcu/PrioSelect_405_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_142_K0K1MUX ( 
    .D0(\mcu/SLICE_142/mcu/PrioSelect_405_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_142/mcu/SLICE_142_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_143/mcu/SLICE_143_K1_H1 , 
         \mcu/SLICE_143/mcu/PrioSelect_409_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_143_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_143/mcu/SLICE_143_K1_H1 ));
  lut40049 \mcu/PrioSelect_409_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_143/mcu/PrioSelect_409_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_143_K0K1MUX ( 
    .D0(\mcu/SLICE_143/mcu/PrioSelect_409_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_143/mcu/SLICE_143_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_144/mcu/SLICE_144_K1_H1 , 
         \mcu/SLICE_144/mcu/PrioSelect_413_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_144_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_144/mcu/SLICE_144_K1_H1 ));
  lut40049 \mcu/PrioSelect_413_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_144/mcu/PrioSelect_413_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_144_K0K1MUX ( 
    .D0(\mcu/SLICE_144/mcu/PrioSelect_413_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_144/mcu/SLICE_144_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_145/mcu/SLICE_145_K1_H1 , 
         \mcu/SLICE_145/mcu/PrioSelect_417_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_145_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_145/mcu/SLICE_145_K1_H1 ));
  lut40049 \mcu/PrioSelect_417_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_145/mcu/PrioSelect_417_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_145_K0K1MUX ( 
    .D0(\mcu/SLICE_145/mcu/PrioSelect_417_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_145/mcu/SLICE_145_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_146/mcu/SLICE_146_K1_H1 , 
         \mcu/SLICE_146/mcu/PrioSelect_421_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_146_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_146/mcu/SLICE_146_K1_H1 ));
  lut40049 \mcu/PrioSelect_421_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_146/mcu/PrioSelect_421_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_10_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_146_K0K1MUX ( 
    .D0(\mcu/SLICE_146/mcu/PrioSelect_421_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_146/mcu/SLICE_146_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_457_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_429_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_11_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_11_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_148 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_148/mcu/SLICE_148_K1_H1 , 
         \mcu/SLICE_148/mcu/PrioSelect_433_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_148_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_148/mcu/SLICE_148_K1_H1 ));
  lut40049 \mcu/PrioSelect_433_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_148/mcu/PrioSelect_433_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_148_K0K1MUX ( 
    .D0(\mcu/SLICE_148/mcu/PrioSelect_433_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_148/mcu/SLICE_148_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_149/mcu/SLICE_149_K1_H1 , 
         \mcu/SLICE_149/mcu/PrioSelect_437_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_149_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_149/mcu/SLICE_149_K1_H1 ));
  lut40049 \mcu/PrioSelect_437_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_149/mcu/PrioSelect_437_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_149_K0K1MUX ( 
    .D0(\mcu/SLICE_149/mcu/PrioSelect_437_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_149/mcu/SLICE_149_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_150/mcu/SLICE_150_K1_H1 , 
         \mcu/SLICE_150/mcu/PrioSelect_441_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_150_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_150/mcu/SLICE_150_K1_H1 ));
  lut40049 \mcu/PrioSelect_441_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_150/mcu/PrioSelect_441_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_150_K0K1MUX ( 
    .D0(\mcu/SLICE_150/mcu/PrioSelect_441_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_150/mcu/SLICE_150_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_151/mcu/SLICE_151_K1_H1 , 
         \mcu/SLICE_151/mcu/PrioSelect_445_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_151_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_151/mcu/SLICE_151_K1_H1 ));
  lut40049 \mcu/PrioSelect_445_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_151/mcu/PrioSelect_445_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_151_K0K1MUX ( 
    .D0(\mcu/SLICE_151/mcu/PrioSelect_445_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_151/mcu/SLICE_151_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_152/mcu/SLICE_152_K1_H1 , 
         \mcu/SLICE_152/mcu/PrioSelect_449_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_152_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_152/mcu/SLICE_152_K1_H1 ));
  lut40049 \mcu/PrioSelect_449_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_152/mcu/PrioSelect_449_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_152_K0K1MUX ( 
    .D0(\mcu/SLICE_152/mcu/PrioSelect_449_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_152/mcu/SLICE_152_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_153/mcu/SLICE_153_K1_H1 , 
         \mcu/SLICE_153/mcu/PrioSelect_453_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_153_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_153/mcu/SLICE_153_K1_H1 ));
  lut40049 \mcu/PrioSelect_453_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_153/mcu/PrioSelect_453_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_11_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_153_K0K1MUX ( 
    .D0(\mcu/SLICE_153/mcu/PrioSelect_453_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_153/mcu/SLICE_153_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_489_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_461_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_12_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_12_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_155/mcu/SLICE_155_K1_H1 , 
         \mcu/SLICE_155/mcu/PrioSelect_465_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_155_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_155/mcu/SLICE_155_K1_H1 ));
  lut40049 \mcu/PrioSelect_465_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_155/mcu/PrioSelect_465_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_155_K0K1MUX ( 
    .D0(\mcu/SLICE_155/mcu/PrioSelect_465_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_155/mcu/SLICE_155_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_156/mcu/SLICE_156_K1_H1 , 
         \mcu/SLICE_156/mcu/PrioSelect_469_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_156_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_156/mcu/SLICE_156_K1_H1 ));
  lut40049 \mcu/PrioSelect_469_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_156/mcu/PrioSelect_469_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_156_K0K1MUX ( 
    .D0(\mcu/SLICE_156/mcu/PrioSelect_469_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_156/mcu/SLICE_156_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_157/mcu/SLICE_157_K1_H1 , 
         \mcu/SLICE_157/mcu/PrioSelect_473_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_157_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_157/mcu/SLICE_157_K1_H1 ));
  lut40049 \mcu/PrioSelect_473_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_157/mcu/PrioSelect_473_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_157_K0K1MUX ( 
    .D0(\mcu/SLICE_157/mcu/PrioSelect_473_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_157/mcu/SLICE_157_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_158/mcu/SLICE_158_K1_H1 , 
         \mcu/SLICE_158/mcu/PrioSelect_477_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_158_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_158/mcu/SLICE_158_K1_H1 ));
  lut40049 \mcu/PrioSelect_477_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_158/mcu/PrioSelect_477_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_158_K0K1MUX ( 
    .D0(\mcu/SLICE_158/mcu/PrioSelect_477_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_158/mcu/SLICE_158_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_159/mcu/SLICE_159_K1_H1 , 
         \mcu/SLICE_159/mcu/PrioSelect_481_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_159_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_159/mcu/SLICE_159_K1_H1 ));
  lut40049 \mcu/PrioSelect_481_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_159/mcu/PrioSelect_481_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_159_K0K1MUX ( 
    .D0(\mcu/SLICE_159/mcu/PrioSelect_481_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_159/mcu/SLICE_159_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_160/mcu/SLICE_160_K1_H1 , 
         \mcu/SLICE_160/mcu/PrioSelect_485_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_160_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_160/mcu/SLICE_160_K1_H1 ));
  lut40049 \mcu/PrioSelect_485_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_160/mcu/PrioSelect_485_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_12_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_160_K0K1MUX ( 
    .D0(\mcu/SLICE_160/mcu/PrioSelect_485_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_160/mcu/SLICE_160_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_521_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_493_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_13_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_13_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_162/mcu/SLICE_162_K1_H1 , 
         \mcu/SLICE_162/mcu/PrioSelect_497_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_162_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_162/mcu/SLICE_162_K1_H1 ));
  lut40049 \mcu/PrioSelect_497_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_162/mcu/PrioSelect_497_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_162_K0K1MUX ( 
    .D0(\mcu/SLICE_162/mcu/PrioSelect_497_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_162/mcu/SLICE_162_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_163/mcu/SLICE_163_K1_H1 , 
         \mcu/SLICE_163/mcu/PrioSelect_501_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_163_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_163/mcu/SLICE_163_K1_H1 ));
  lut40049 \mcu/PrioSelect_501_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_163/mcu/PrioSelect_501_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_163_K0K1MUX ( 
    .D0(\mcu/SLICE_163/mcu/PrioSelect_501_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_163/mcu/SLICE_163_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_164/mcu/SLICE_164_K1_H1 , 
         \mcu/SLICE_164/mcu/PrioSelect_505_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_164_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_164/mcu/SLICE_164_K1_H1 ));
  lut40049 \mcu/PrioSelect_505_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_164/mcu/PrioSelect_505_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_164_K0K1MUX ( 
    .D0(\mcu/SLICE_164/mcu/PrioSelect_505_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_164/mcu/SLICE_164_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_165/mcu/SLICE_165_K1_H1 , 
         \mcu/SLICE_165/mcu/PrioSelect_509_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_165_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_165/mcu/SLICE_165_K1_H1 ));
  lut40049 \mcu/PrioSelect_509_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_165/mcu/PrioSelect_509_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_165_K0K1MUX ( 
    .D0(\mcu/SLICE_165/mcu/PrioSelect_509_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_165/mcu/SLICE_165_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_166/mcu/SLICE_166_K1_H1 , 
         \mcu/SLICE_166/mcu/PrioSelect_513_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_166_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_166/mcu/SLICE_166_K1_H1 ));
  lut40049 \mcu/PrioSelect_513_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_166/mcu/PrioSelect_513_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_166_K0K1MUX ( 
    .D0(\mcu/SLICE_166/mcu/PrioSelect_513_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_166/mcu/SLICE_166_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_167/mcu/SLICE_167_K1_H1 , 
         \mcu/SLICE_167/mcu/PrioSelect_517_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_167_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_167/mcu/SLICE_167_K1_H1 ));
  lut40049 \mcu/PrioSelect_517_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_167/mcu/PrioSelect_517_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_13_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_167_K0K1MUX ( 
    .D0(\mcu/SLICE_167/mcu/PrioSelect_517_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_167/mcu/SLICE_167_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_553_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_525_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_14_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_14_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_169/mcu/SLICE_169_K1_H1 , 
         \mcu/SLICE_169/mcu/PrioSelect_529_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_169_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_169/mcu/SLICE_169_K1_H1 ));
  lut40049 \mcu/PrioSelect_529_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_169/mcu/PrioSelect_529_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_169_K0K1MUX ( 
    .D0(\mcu/SLICE_169/mcu/PrioSelect_529_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_169/mcu/SLICE_169_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_170/mcu/SLICE_170_K1_H1 , 
         \mcu/SLICE_170/mcu/PrioSelect_533_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_170_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_170/mcu/SLICE_170_K1_H1 ));
  lut40049 \mcu/PrioSelect_533_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_170/mcu/PrioSelect_533_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_170_K0K1MUX ( 
    .D0(\mcu/SLICE_170/mcu/PrioSelect_533_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_170/mcu/SLICE_170_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_171/mcu/SLICE_171_K1_H1 , 
         \mcu/SLICE_171/mcu/PrioSelect_537_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_171_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_171/mcu/SLICE_171_K1_H1 ));
  lut40049 \mcu/PrioSelect_537_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_171/mcu/PrioSelect_537_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_171_K0K1MUX ( 
    .D0(\mcu/SLICE_171/mcu/PrioSelect_537_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_171/mcu/SLICE_171_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_172/mcu/SLICE_172_K1_H1 , 
         \mcu/SLICE_172/mcu/PrioSelect_541_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_172_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_172/mcu/SLICE_172_K1_H1 ));
  lut40049 \mcu/PrioSelect_541_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_172/mcu/PrioSelect_541_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_172_K0K1MUX ( 
    .D0(\mcu/SLICE_172/mcu/PrioSelect_541_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_172/mcu/SLICE_172_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_173/mcu/SLICE_173_K1_H1 , 
         \mcu/SLICE_173/mcu/PrioSelect_545_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_173_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_173/mcu/SLICE_173_K1_H1 ));
  lut40049 \mcu/PrioSelect_545_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_173/mcu/PrioSelect_545_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_173_K0K1MUX ( 
    .D0(\mcu/SLICE_173/mcu/PrioSelect_545_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_173/mcu/SLICE_173_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_174/mcu/SLICE_174_K1_H1 , 
         \mcu/SLICE_174/mcu/PrioSelect_549_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_174_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_174/mcu/SLICE_174_K1_H1 ));
  lut40049 \mcu/PrioSelect_549_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_174/mcu/PrioSelect_549_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_14_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_174_K0K1MUX ( 
    .D0(\mcu/SLICE_174/mcu/PrioSelect_549_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_174/mcu/SLICE_174_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_585_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_557_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_15_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_15_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_176/mcu/SLICE_176_K1_H1 , 
         \mcu/SLICE_176/mcu/PrioSelect_561_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_176_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_176/mcu/SLICE_176_K1_H1 ));
  lut40049 \mcu/PrioSelect_561_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_176/mcu/PrioSelect_561_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_176_K0K1MUX ( 
    .D0(\mcu/SLICE_176/mcu/PrioSelect_561_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_176/mcu/SLICE_176_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_177/mcu/SLICE_177_K1_H1 , 
         \mcu/SLICE_177/mcu/PrioSelect_565_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_177_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_177/mcu/SLICE_177_K1_H1 ));
  lut40049 \mcu/PrioSelect_565_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_177/mcu/PrioSelect_565_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_177_K0K1MUX ( 
    .D0(\mcu/SLICE_177/mcu/PrioSelect_565_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_177/mcu/SLICE_177_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_178/mcu/SLICE_178_K1_H1 , 
         \mcu/SLICE_178/mcu/PrioSelect_569_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_178_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_178/mcu/SLICE_178_K1_H1 ));
  lut40049 \mcu/PrioSelect_569_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_178/mcu/PrioSelect_569_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_178_K0K1MUX ( 
    .D0(\mcu/SLICE_178/mcu/PrioSelect_569_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_178/mcu/SLICE_178_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_179/mcu/SLICE_179_K1_H1 , 
         \mcu/SLICE_179/mcu/PrioSelect_573_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_179_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_179/mcu/SLICE_179_K1_H1 ));
  lut40049 \mcu/PrioSelect_573_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_179/mcu/PrioSelect_573_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_179_K0K1MUX ( 
    .D0(\mcu/SLICE_179/mcu/PrioSelect_573_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_179/mcu/SLICE_179_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_180/mcu/SLICE_180_K1_H1 , 
         \mcu/SLICE_180/mcu/PrioSelect_577_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_180_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_180/mcu/SLICE_180_K1_H1 ));
  lut40049 \mcu/PrioSelect_577_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_180/mcu/PrioSelect_577_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_180_K0K1MUX ( 
    .D0(\mcu/SLICE_180/mcu/PrioSelect_577_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_180/mcu/SLICE_180_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_181/mcu/SLICE_181_K1_H1 , 
         \mcu/SLICE_181/mcu/PrioSelect_581_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_181_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_181/mcu/SLICE_181_K1_H1 ));
  lut40049 \mcu/PrioSelect_581_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_181/mcu/PrioSelect_581_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_15_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_181_K0K1MUX ( 
    .D0(\mcu/SLICE_181/mcu/PrioSelect_581_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_181/mcu/SLICE_181_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_137_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_109_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_1_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_1_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_183/mcu/SLICE_183_K1_H1 , 
         \mcu/SLICE_183/mcu/PrioSelect_113_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_183_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_183/mcu/SLICE_183_K1_H1 ));
  lut40049 \mcu/PrioSelect_113_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_183/mcu/PrioSelect_113_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_183_K0K1MUX ( 
    .D0(\mcu/SLICE_183/mcu/PrioSelect_113_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_183/mcu/SLICE_183_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_184/mcu/SLICE_184_K1_H1 , 
         \mcu/SLICE_184/mcu/PrioSelect_117_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_184_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_184/mcu/SLICE_184_K1_H1 ));
  lut40049 \mcu/PrioSelect_117_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_184/mcu/PrioSelect_117_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_184_K0K1MUX ( 
    .D0(\mcu/SLICE_184/mcu/PrioSelect_117_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_184/mcu/SLICE_184_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_185/mcu/SLICE_185_K1_H1 , 
         \mcu/SLICE_185/mcu/PrioSelect_121_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_185_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_185/mcu/SLICE_185_K1_H1 ));
  lut40049 \mcu/PrioSelect_121_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_185/mcu/PrioSelect_121_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_185_K0K1MUX ( 
    .D0(\mcu/SLICE_185/mcu/PrioSelect_121_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_185/mcu/SLICE_185_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_186/mcu/SLICE_186_K1_H1 , 
         \mcu/SLICE_186/mcu/PrioSelect_125_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_186_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_186/mcu/SLICE_186_K1_H1 ));
  lut40049 \mcu/PrioSelect_125_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_186/mcu/PrioSelect_125_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_186_K0K1MUX ( 
    .D0(\mcu/SLICE_186/mcu/PrioSelect_125_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_186/mcu/SLICE_186_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_187/mcu/SLICE_187_K1_H1 , 
         \mcu/SLICE_187/mcu/PrioSelect_129_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_187_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_187/mcu/SLICE_187_K1_H1 ));
  lut40049 \mcu/PrioSelect_129_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_187/mcu/PrioSelect_129_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_187_K0K1MUX ( 
    .D0(\mcu/SLICE_187/mcu/PrioSelect_129_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_187/mcu/SLICE_187_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_188/mcu/SLICE_188_K1_H1 , 
         \mcu/SLICE_188/mcu/PrioSelect_133_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_188_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_188/mcu/SLICE_188_K1_H1 ));
  lut40049 \mcu/PrioSelect_133_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_188/mcu/PrioSelect_133_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_1_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_188_K0K1MUX ( 
    .D0(\mcu/SLICE_188/mcu/PrioSelect_133_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_188/mcu/SLICE_188_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_169_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_141_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_2_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_2_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_190/mcu/SLICE_190_K1_H1 , 
         \mcu/SLICE_190/mcu/PrioSelect_145_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_190_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_190/mcu/SLICE_190_K1_H1 ));
  lut40049 \mcu/PrioSelect_145_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_190/mcu/PrioSelect_145_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_190_K0K1MUX ( 
    .D0(\mcu/SLICE_190/mcu/PrioSelect_145_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_190/mcu/SLICE_190_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_191/mcu/SLICE_191_K1_H1 , 
         \mcu/SLICE_191/mcu/PrioSelect_149_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_191_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_191/mcu/SLICE_191_K1_H1 ));
  lut40049 \mcu/PrioSelect_149_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_191/mcu/PrioSelect_149_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_191_K0K1MUX ( 
    .D0(\mcu/SLICE_191/mcu/PrioSelect_149_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_191/mcu/SLICE_191_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_192/mcu/SLICE_192_K1_H1 , 
         \mcu/SLICE_192/mcu/PrioSelect_153_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_192_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_192/mcu/SLICE_192_K1_H1 ));
  lut40049 \mcu/PrioSelect_153_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_192/mcu/PrioSelect_153_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_192_K0K1MUX ( 
    .D0(\mcu/SLICE_192/mcu/PrioSelect_153_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_192/mcu/SLICE_192_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_193/mcu/SLICE_193_K1_H1 , 
         \mcu/SLICE_193/mcu/PrioSelect_157_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_193_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_193/mcu/SLICE_193_K1_H1 ));
  lut40049 \mcu/PrioSelect_157_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_193/mcu/PrioSelect_157_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_193_K0K1MUX ( 
    .D0(\mcu/SLICE_193/mcu/PrioSelect_157_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_193/mcu/SLICE_193_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_194/mcu/SLICE_194_K1_H1 , 
         \mcu/SLICE_194/mcu/PrioSelect_161_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_194_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_194/mcu/SLICE_194_K1_H1 ));
  lut40049 \mcu/PrioSelect_161_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_194/mcu/PrioSelect_161_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_194_K0K1MUX ( 
    .D0(\mcu/SLICE_194/mcu/PrioSelect_161_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_194/mcu/SLICE_194_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_195/mcu/SLICE_195_K1_H1 , 
         \mcu/SLICE_195/mcu/PrioSelect_165_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_195_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_195/mcu/SLICE_195_K1_H1 ));
  lut40049 \mcu/PrioSelect_165_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_195/mcu/PrioSelect_165_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_2_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_195_K0K1MUX ( 
    .D0(\mcu/SLICE_195/mcu/PrioSelect_165_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_195/mcu/SLICE_195_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_201_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_173_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_3_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_3_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_197/mcu/SLICE_197_K1_H1 , 
         \mcu/SLICE_197/mcu/PrioSelect_177_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_197_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_197/mcu/SLICE_197_K1_H1 ));
  lut40049 \mcu/PrioSelect_177_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_197/mcu/PrioSelect_177_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_197_K0K1MUX ( 
    .D0(\mcu/SLICE_197/mcu/PrioSelect_177_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_197/mcu/SLICE_197_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_198/mcu/SLICE_198_K1_H1 , 
         \mcu/SLICE_198/mcu/PrioSelect_181_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_198_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_198/mcu/SLICE_198_K1_H1 ));
  lut40049 \mcu/PrioSelect_181_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_198/mcu/PrioSelect_181_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_198_K0K1MUX ( 
    .D0(\mcu/SLICE_198/mcu/PrioSelect_181_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_198/mcu/SLICE_198_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_199/mcu/SLICE_199_K1_H1 , 
         \mcu/SLICE_199/mcu/PrioSelect_185_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_199_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_199/mcu/SLICE_199_K1_H1 ));
  lut40049 \mcu/PrioSelect_185_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_199/mcu/PrioSelect_185_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_199_K0K1MUX ( 
    .D0(\mcu/SLICE_199/mcu/PrioSelect_185_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_199/mcu/SLICE_199_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_200/mcu/SLICE_200_K1_H1 , 
         \mcu/SLICE_200/mcu/PrioSelect_189_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_200_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_200/mcu/SLICE_200_K1_H1 ));
  lut40049 \mcu/PrioSelect_189_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_200/mcu/PrioSelect_189_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_200_K0K1MUX ( 
    .D0(\mcu/SLICE_200/mcu/PrioSelect_189_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_200/mcu/SLICE_200_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_201/mcu/SLICE_201_K1_H1 , 
         \mcu/SLICE_201/mcu/PrioSelect_193_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_201_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_201/mcu/SLICE_201_K1_H1 ));
  lut40049 \mcu/PrioSelect_193_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_201/mcu/PrioSelect_193_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_201_K0K1MUX ( 
    .D0(\mcu/SLICE_201/mcu/PrioSelect_193_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_201/mcu/SLICE_201_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_202/mcu/SLICE_202_K1_H1 , 
         \mcu/SLICE_202/mcu/PrioSelect_197_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40051 \mcu/SLICE_202_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_202/mcu/SLICE_202_K1_H1 ));
  lut40049 \mcu/PrioSelect_197_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_202/mcu/PrioSelect_197_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_3_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_202_K0K1MUX ( 
    .D0(\mcu/SLICE_202/mcu/PrioSelect_197_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_202/mcu/SLICE_202_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_233_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_205_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_4_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_4_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_204/mcu/SLICE_204_K1_H1 , 
         \mcu/SLICE_204/mcu/PrioSelect_209_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_204_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_204/mcu/SLICE_204_K1_H1 ));
  lut40049 \mcu/PrioSelect_209_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_204/mcu/PrioSelect_209_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_204_K0K1MUX ( 
    .D0(\mcu/SLICE_204/mcu/PrioSelect_209_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_204/mcu/SLICE_204_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_205/mcu/SLICE_205_K1_H1 , 
         \mcu/SLICE_205/mcu/PrioSelect_213_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_205_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_205/mcu/SLICE_205_K1_H1 ));
  lut40049 \mcu/PrioSelect_213_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_205/mcu/PrioSelect_213_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_205_K0K1MUX ( 
    .D0(\mcu/SLICE_205/mcu/PrioSelect_213_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_205/mcu/SLICE_205_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_206/mcu/SLICE_206_K1_H1 , 
         \mcu/SLICE_206/mcu/PrioSelect_217_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_206_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_206/mcu/SLICE_206_K1_H1 ));
  lut40049 \mcu/PrioSelect_217_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_206/mcu/PrioSelect_217_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_206_K0K1MUX ( 
    .D0(\mcu/SLICE_206/mcu/PrioSelect_217_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_206/mcu/SLICE_206_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_207/mcu/SLICE_207_K1_H1 , 
         \mcu/SLICE_207/mcu/PrioSelect_221_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_207_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_207/mcu/SLICE_207_K1_H1 ));
  lut40049 \mcu/PrioSelect_221_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_207/mcu/PrioSelect_221_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_207_K0K1MUX ( 
    .D0(\mcu/SLICE_207/mcu/PrioSelect_221_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_207/mcu/SLICE_207_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_208/mcu/SLICE_208_K1_H1 , 
         \mcu/SLICE_208/mcu/PrioSelect_225_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_208_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_208/mcu/SLICE_208_K1_H1 ));
  lut40049 \mcu/PrioSelect_225_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_208/mcu/PrioSelect_225_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_208_K0K1MUX ( 
    .D0(\mcu/SLICE_208/mcu/PrioSelect_225_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_208/mcu/SLICE_208_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_209/mcu/SLICE_209_K1_H1 , 
         \mcu/SLICE_209/mcu/PrioSelect_229_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_209_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_209/mcu/SLICE_209_K1_H1 ));
  lut40049 \mcu/PrioSelect_229_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_209/mcu/PrioSelect_229_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_4_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_209_K0K1MUX ( 
    .D0(\mcu/SLICE_209/mcu/PrioSelect_229_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_209/mcu/SLICE_209_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_265_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_237_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_5_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_5_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_211/mcu/SLICE_211_K1_H1 , 
         \mcu/SLICE_211/mcu/PrioSelect_241_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_211_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_211/mcu/SLICE_211_K1_H1 ));
  lut40049 \mcu/PrioSelect_241_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_211/mcu/PrioSelect_241_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_211_K0K1MUX ( 
    .D0(\mcu/SLICE_211/mcu/PrioSelect_241_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_211/mcu/SLICE_211_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_212/mcu/SLICE_212_K1_H1 , 
         \mcu/SLICE_212/mcu/PrioSelect_245_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_212_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_212/mcu/SLICE_212_K1_H1 ));
  lut40049 \mcu/PrioSelect_245_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_212/mcu/PrioSelect_245_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_212_K0K1MUX ( 
    .D0(\mcu/SLICE_212/mcu/PrioSelect_245_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_212/mcu/SLICE_212_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_213/mcu/SLICE_213_K1_H1 , 
         \mcu/SLICE_213/mcu/PrioSelect_249_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_213_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_213/mcu/SLICE_213_K1_H1 ));
  lut40049 \mcu/PrioSelect_249_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_213/mcu/PrioSelect_249_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_213_K0K1MUX ( 
    .D0(\mcu/SLICE_213/mcu/PrioSelect_249_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_213/mcu/SLICE_213_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_214/mcu/SLICE_214_K1_H1 , 
         \mcu/SLICE_214/mcu/PrioSelect_253_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_214_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_214/mcu/SLICE_214_K1_H1 ));
  lut40049 \mcu/PrioSelect_253_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_214/mcu/PrioSelect_253_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_214_K0K1MUX ( 
    .D0(\mcu/SLICE_214/mcu/PrioSelect_253_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_214/mcu/SLICE_214_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_215/mcu/SLICE_215_K1_H1 , 
         \mcu/SLICE_215/mcu/PrioSelect_257_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_215_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_215/mcu/SLICE_215_K1_H1 ));
  lut40049 \mcu/PrioSelect_257_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_215/mcu/PrioSelect_257_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_215_K0K1MUX ( 
    .D0(\mcu/SLICE_215/mcu/PrioSelect_257_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_215/mcu/SLICE_215_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_216/mcu/SLICE_216_K1_H1 , 
         \mcu/SLICE_216/mcu/PrioSelect_261_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_216_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_216/mcu/SLICE_216_K1_H1 ));
  lut40049 \mcu/PrioSelect_261_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_216/mcu/PrioSelect_261_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_5_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_216_K0K1MUX ( 
    .D0(\mcu/SLICE_216/mcu/PrioSelect_261_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_216/mcu/SLICE_216_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_297_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_269_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_6_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_6_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_218/mcu/SLICE_218_K1_H1 , 
         \mcu/SLICE_218/mcu/PrioSelect_273_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_218_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_218/mcu/SLICE_218_K1_H1 ));
  lut40049 \mcu/PrioSelect_273_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_218/mcu/PrioSelect_273_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_218_K0K1MUX ( 
    .D0(\mcu/SLICE_218/mcu/PrioSelect_273_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_218/mcu/SLICE_218_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_219/mcu/SLICE_219_K1_H1 , 
         \mcu/SLICE_219/mcu/PrioSelect_277_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_219_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_219/mcu/SLICE_219_K1_H1 ));
  lut40049 \mcu/PrioSelect_277_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_219/mcu/PrioSelect_277_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_219_K0K1MUX ( 
    .D0(\mcu/SLICE_219/mcu/PrioSelect_277_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_219/mcu/SLICE_219_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_220/mcu/SLICE_220_K1_H1 , 
         \mcu/SLICE_220/mcu/PrioSelect_281_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_220_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_220/mcu/SLICE_220_K1_H1 ));
  lut40049 \mcu/PrioSelect_281_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_220/mcu/PrioSelect_281_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_220_K0K1MUX ( 
    .D0(\mcu/SLICE_220/mcu/PrioSelect_281_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_220/mcu/SLICE_220_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_221/mcu/SLICE_221_K1_H1 , 
         \mcu/SLICE_221/mcu/PrioSelect_285_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_221_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_221/mcu/SLICE_221_K1_H1 ));
  lut40049 \mcu/PrioSelect_285_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_221/mcu/PrioSelect_285_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_221_K0K1MUX ( 
    .D0(\mcu/SLICE_221/mcu/PrioSelect_285_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_221/mcu/SLICE_221_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_222/mcu/SLICE_222_K1_H1 , 
         \mcu/SLICE_222/mcu/PrioSelect_289_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_222_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_222/mcu/SLICE_222_K1_H1 ));
  lut40049 \mcu/PrioSelect_289_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_222/mcu/PrioSelect_289_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_222_K0K1MUX ( 
    .D0(\mcu/SLICE_222/mcu/PrioSelect_289_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_222/mcu/SLICE_222_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_223/mcu/SLICE_223_K1_H1 , 
         \mcu/SLICE_223/mcu/PrioSelect_293_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_223_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_223/mcu/SLICE_223_K1_H1 ));
  lut40049 \mcu/PrioSelect_293_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_223/mcu/PrioSelect_293_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_6_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_223_K0K1MUX ( 
    .D0(\mcu/SLICE_223/mcu/PrioSelect_293_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_223/mcu/SLICE_223_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_329_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_301_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_7_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_7_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_225/mcu/SLICE_225_K1_H1 , 
         \mcu/SLICE_225/mcu/PrioSelect_305_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_225_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_225/mcu/SLICE_225_K1_H1 ));
  lut40049 \mcu/PrioSelect_305_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_225/mcu/PrioSelect_305_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_225_K0K1MUX ( 
    .D0(\mcu/SLICE_225/mcu/PrioSelect_305_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_225/mcu/SLICE_225_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_226/mcu/SLICE_226_K1_H1 , 
         \mcu/SLICE_226/mcu/PrioSelect_309_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_226_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_226/mcu/SLICE_226_K1_H1 ));
  lut40049 \mcu/PrioSelect_309_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_226/mcu/PrioSelect_309_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_226_K0K1MUX ( 
    .D0(\mcu/SLICE_226/mcu/PrioSelect_309_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_226/mcu/SLICE_226_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_227/mcu/SLICE_227_K1_H1 , 
         \mcu/SLICE_227/mcu/PrioSelect_313_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_227_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_227/mcu/SLICE_227_K1_H1 ));
  lut40049 \mcu/PrioSelect_313_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_227/mcu/PrioSelect_313_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_227_K0K1MUX ( 
    .D0(\mcu/SLICE_227/mcu/PrioSelect_313_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_227/mcu/SLICE_227_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_228/mcu/SLICE_228_K1_H1 , 
         \mcu/SLICE_228/mcu/PrioSelect_317_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_228_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_228/mcu/SLICE_228_K1_H1 ));
  lut40049 \mcu/PrioSelect_317_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_228/mcu/PrioSelect_317_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_228_K0K1MUX ( 
    .D0(\mcu/SLICE_228/mcu/PrioSelect_317_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_228/mcu/SLICE_228_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_229/mcu/SLICE_229_K1_H1 , 
         \mcu/SLICE_229/mcu/PrioSelect_321_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_229_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_229/mcu/SLICE_229_K1_H1 ));
  lut40049 \mcu/PrioSelect_321_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_229/mcu/PrioSelect_321_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_229_K0K1MUX ( 
    .D0(\mcu/SLICE_229/mcu/PrioSelect_321_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_229/mcu/SLICE_229_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_230/mcu/SLICE_230_K1_H1 , 
         \mcu/SLICE_230/mcu/PrioSelect_325_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_230_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_230/mcu/SLICE_230_K1_H1 ));
  lut40049 \mcu/PrioSelect_325_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_230/mcu/PrioSelect_325_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_7_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_230_K0K1MUX ( 
    .D0(\mcu/SLICE_230/mcu/PrioSelect_325_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_230/mcu/SLICE_230_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_361_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_333_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_8_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_8_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_232/mcu/SLICE_232_K1_H1 , 
         \mcu/SLICE_232/mcu/PrioSelect_337_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_232_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_232/mcu/SLICE_232_K1_H1 ));
  lut40049 \mcu/PrioSelect_337_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_232/mcu/PrioSelect_337_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_232_K0K1MUX ( 
    .D0(\mcu/SLICE_232/mcu/PrioSelect_337_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_232/mcu/SLICE_232_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_233/mcu/SLICE_233_K1_H1 , 
         \mcu/SLICE_233/mcu/PrioSelect_341_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_233_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_233/mcu/SLICE_233_K1_H1 ));
  lut40049 \mcu/PrioSelect_341_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_233/mcu/PrioSelect_341_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_233_K0K1MUX ( 
    .D0(\mcu/SLICE_233/mcu/PrioSelect_341_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_233/mcu/SLICE_233_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_234/mcu/SLICE_234_K1_H1 , 
         \mcu/SLICE_234/mcu/PrioSelect_345_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_234_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_234/mcu/SLICE_234_K1_H1 ));
  lut40049 \mcu/PrioSelect_345_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_234/mcu/PrioSelect_345_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_234_K0K1MUX ( 
    .D0(\mcu/SLICE_234/mcu/PrioSelect_345_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_234/mcu/SLICE_234_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_235/mcu/SLICE_235_K1_H1 , 
         \mcu/SLICE_235/mcu/PrioSelect_349_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_235_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_235/mcu/SLICE_235_K1_H1 ));
  lut40049 \mcu/PrioSelect_349_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_235/mcu/PrioSelect_349_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_235_K0K1MUX ( 
    .D0(\mcu/SLICE_235/mcu/PrioSelect_349_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_235/mcu/SLICE_235_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_236/mcu/SLICE_236_K1_H1 , 
         \mcu/SLICE_236/mcu/PrioSelect_353_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_236_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_236/mcu/SLICE_236_K1_H1 ));
  lut40049 \mcu/PrioSelect_353_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_236/mcu/PrioSelect_353_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_236_K0K1MUX ( 
    .D0(\mcu/SLICE_236/mcu/PrioSelect_353_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_236/mcu/SLICE_236_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_237/mcu/SLICE_237_K1_H1 , 
         \mcu/SLICE_237/mcu/PrioSelect_357_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40050 \mcu/SLICE_237_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_237/mcu/SLICE_237_K1_H1 ));
  lut40049 \mcu/PrioSelect_357_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_237/mcu/PrioSelect_357_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_8_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_237_K0K1MUX ( 
    .D0(\mcu/SLICE_237/mcu/PrioSelect_357_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_237/mcu/SLICE_237_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \mcu/PrioSelect_393_i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \mcu/PrioSelect_365_i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/s_9_7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/s_9_0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_239/mcu/SLICE_239_K1_H1 , 
         \mcu/SLICE_239/mcu/PrioSelect_369_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_239_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_239/mcu/SLICE_239_K1_H1 ));
  lut40049 \mcu/PrioSelect_369_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_239/mcu/PrioSelect_369_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_239_K0K1MUX ( 
    .D0(\mcu/SLICE_239/mcu/PrioSelect_369_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_239/mcu/SLICE_239_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_240/mcu/SLICE_240_K1_H1 , 
         \mcu/SLICE_240/mcu/PrioSelect_373_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_240_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_240/mcu/SLICE_240_K1_H1 ));
  lut40049 \mcu/PrioSelect_373_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_240/mcu/PrioSelect_373_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_240_K0K1MUX ( 
    .D0(\mcu/SLICE_240/mcu/PrioSelect_373_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_240/mcu/SLICE_240_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_241/mcu/SLICE_241_K1_H1 , 
         \mcu/SLICE_241/mcu/PrioSelect_377_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_241_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_241/mcu/SLICE_241_K1_H1 ));
  lut40049 \mcu/PrioSelect_377_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_241/mcu/PrioSelect_377_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_241_K0K1MUX ( 
    .D0(\mcu/SLICE_241/mcu/PrioSelect_377_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_241/mcu/SLICE_241_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_242/mcu/SLICE_242_K1_H1 , 
         \mcu/SLICE_242/mcu/PrioSelect_381_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_242_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_242/mcu/SLICE_242_K1_H1 ));
  lut40049 \mcu/PrioSelect_381_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_242/mcu/PrioSelect_381_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_242_K0K1MUX ( 
    .D0(\mcu/SLICE_242/mcu/PrioSelect_381_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_242/mcu/SLICE_242_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_243/mcu/SLICE_243_K1_H1 , 
         \mcu/SLICE_243/mcu/PrioSelect_385_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_243_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_243/mcu/SLICE_243_K1_H1 ));
  lut40049 \mcu/PrioSelect_385_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_243/mcu/PrioSelect_385_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_243_K0K1MUX ( 
    .D0(\mcu/SLICE_243/mcu/PrioSelect_385_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_243/mcu/SLICE_243_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \mcu/SLICE_244/mcu/SLICE_244_K1_H1 , 
         \mcu/SLICE_244/mcu/PrioSelect_389_i19/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40048 \mcu/SLICE_244_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_244/mcu/SLICE_244_K1_H1 ));
  lut40049 \mcu/PrioSelect_389_i19/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_244/mcu/PrioSelect_389_i19/GATE_H0 ));
  vmuxregsre0003 \mcu/s_9_6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/SLICE_244_K0K1MUX ( 
    .D0(\mcu/SLICE_244/mcu/PrioSelect_389_i19/GATE_H0 ), 
    .D1(\mcu/SLICE_244/mcu/SLICE_244_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_245 ( input D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40052 \mcu/st_1__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/st__i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/st__i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CC9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_246 ( input D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40053 \mcu/i1139_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/st__i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/st__i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_247 ( input D0, C0, B0, A0, M0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  lut40054 \mcu/mux_1308_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/st__i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40055 \mcu/i1_2_lut_rep_717_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40056 \mcu/i17460_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcu/st_zc__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA857) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_249 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 \mcu/mux_1307_i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \mcu/i1396_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcu/st_zc__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \mcu/st_zc__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA96A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9696) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, 
    CLK, output OFX0, Q0 );
  wire   \mcu/SLICE_250/mcu/SLICE_250_K1_H1 , 
         \mcu/SLICE_250/mcu/i18409/GATE_H0 , VCCI, LSR_NOTIN, DI0_dly, CLK_dly, 
         CE_dly, LSR_dly;

  lut40059 \mcu/SLICE_250_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/SLICE_250/mcu/SLICE_250_K1_H1 ));
  lut40060 \mcu/i18409/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/SLICE_250/mcu/i18409/GATE_H0 ));
  vmuxregsre \mcu/st_zc__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  selmux2 \mcu/SLICE_250_K0K1MUX ( .D0(\mcu/SLICE_250/mcu/i18409/GATE_H0 ), 
    .D1(\mcu/SLICE_250/mcu/SLICE_250_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7EF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0810) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40042 \mcu/i1095_3_lut_rep_720_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \mcu/mux_1307_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcu/st_zc__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_283 ( input B0, A0, M0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40062 \mcu/i1448_2_lut_rep_731 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i123_124 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_292 ( input C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40063 \mcu/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \mcu/i1_4_lut_adj_131 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0025 \mcu/out_port_7__I_0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_293 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/Mux_8_i15_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/Mux_9_i15_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/out_port_7__I_0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/out_port_7__I_0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_294 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/Mux_6_i15_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/Mux_7_i15_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/out_port_7__I_0_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/out_port_7__I_0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_295 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/Mux_4_i15_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/Mux_5_i15_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/out_port_7__I_0_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/out_port_7__I_0_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_296 ( input D1, C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40066 \mcu/i13371_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \mcu/Mux_13_i15_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0025 \mcu/out_port_7__I_0_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_297 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/i47_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i47_3_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/port_id_7__I_0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/port_id_7__I_0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_298 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/i47_3_lut_adj_134 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i47_3_lut_adj_133 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/port_id_7__I_0_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/port_id_7__I_0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_299 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40065 \mcu/i47_3_lut_adj_136 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i47_3_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0025 \mcu/port_id_7__I_0_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/port_id_7__I_0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_300 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \mcu/i47_3_lut_adj_138 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \mcu/i47_3_lut_adj_137 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0025 \mcu/port_id_7__I_0_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre0025 \mcu/port_id_7__I_0_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_301 ( input D0, C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40068 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \mcu/i13463_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 rgb_i0_i2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 rgb_i0_i1( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9009) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_302 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40062 \mcu/i13363_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \mcu/i17478_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 rgb_i0_i3( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40071 \mcu/i1_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 i599_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0023 rst_n_in_80( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40072 \seg_display/seg_data_2_3__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \seg_display/seg_data_1_1__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 seg_data_1_i0_i1( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 seg_data_1_i0_i0( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h154B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1366) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40072 \seg_display/seg_data_1_3__bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \seg_display/seg_data_1_0__bdd_4_lut_18104 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 seg_data_1_i0_i3( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 seg_data_1_i0_i2( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h103D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40053 i13430_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \seg_display/seg_data_2_0__bdd_4_lut_18112 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 seg_data_2_i0_i1( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 seg_data_2_i0_i0( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40075 \u1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \seg_display/seg_data_2_2__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 seg_data_2_i0_i3( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 seg_data_2_i0_i2( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E5F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_308 ( input B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40077 \mcu/instruction_17__I_0_532_i9_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \mcu/i17779_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcu/write_strobe_501 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module rom_i16634_SLICE_309 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16634/SLICE_309/rom/i16634/SLICE_309_K1_H1 , 
         \rom/i16634/SLICE_309/rom/i16634/GATE_H0 ;

  lut40032 \rom/i16634/SLICE_309_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16634/SLICE_309/rom/i16634/SLICE_309_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16634/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16634/SLICE_309/rom/i16634/GATE_H0 ));
  selmux2 \rom/i16634/SLICE_309_K0K1MUX ( 
    .D0(\rom/i16634/SLICE_309/rom/i16634/GATE_H0 ), 
    .D1(\rom/i16634/SLICE_309/rom/i16634/SLICE_309_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16641_SLICE_310 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16641/SLICE_310/rom/i16641/SLICE_310_K1_H1 , 
         \rom/i16641/SLICE_310/rom/i16641/GATE_H0 ;

  lut40032 \rom/i16641/SLICE_310_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16641/SLICE_310/rom/i16641/SLICE_310_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16641/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16641/SLICE_310/rom/i16641/GATE_H0 ));
  selmux2 \rom/i16641/SLICE_310_K0K1MUX ( 
    .D0(\rom/i16641/SLICE_310/rom/i16641/GATE_H0 ), 
    .D1(\rom/i16641/SLICE_310/rom/i16641/SLICE_310_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16642_SLICE_311 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16642/SLICE_311/rom/i16642/SLICE_311_K1_H1 , 
         \rom/i16642/SLICE_311/rom/i16642/GATE_H0 ;

  lut40032 \rom/i16642/SLICE_311_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16642/SLICE_311/rom/i16642/SLICE_311_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16642/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16642/SLICE_311/rom/i16642/GATE_H0 ));
  selmux2 \rom/i16642/SLICE_311_K0K1MUX ( 
    .D0(\rom/i16642/SLICE_311/rom/i16642/GATE_H0 ), 
    .D1(\rom/i16642/SLICE_311/rom/i16642/SLICE_311_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16642/SLICE_311_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16648_SLICE_312 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16648/SLICE_312/rom/i16648/SLICE_312_K1_H1 , 
         \rom/i16648/SLICE_312/rom/i16648/GATE_H0 ;

  lut40032 \rom/i16648/SLICE_312_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16648/SLICE_312/rom/i16648/SLICE_312_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16648/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16648/SLICE_312/rom/i16648/GATE_H0 ));
  selmux2 \rom/i16648/SLICE_312_K0K1MUX ( 
    .D0(\rom/i16648/SLICE_312/rom/i16648/GATE_H0 ), 
    .D1(\rom/i16648/SLICE_312/rom/i16648/SLICE_312_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16649_SLICE_313 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16649/SLICE_313/rom/i16649/SLICE_313_K1_H1 , 
         \rom/i16649/SLICE_313/rom/i16649/GATE_H0 ;

  lut40032 \rom/i16649/SLICE_313_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16649/SLICE_313/rom/i16649/SLICE_313_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16649/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16649/SLICE_313/rom/i16649/GATE_H0 ));
  selmux2 \rom/i16649/SLICE_313_K0K1MUX ( 
    .D0(\rom/i16649/SLICE_313/rom/i16649/GATE_H0 ), 
    .D1(\rom/i16649/SLICE_313/rom/i16649/SLICE_313_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16649/SLICE_313_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16655_SLICE_314 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16655/SLICE_314/rom/i16655/SLICE_314_K1_H1 , 
         \rom/i16655/SLICE_314/rom/i16655/GATE_H0 ;

  lut40032 \rom/i16655/SLICE_314_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16655/SLICE_314/rom/i16655/SLICE_314_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16655/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16655/SLICE_314/rom/i16655/GATE_H0 ));
  selmux2 \rom/i16655/SLICE_314_K0K1MUX ( 
    .D0(\rom/i16655/SLICE_314/rom/i16655/GATE_H0 ), 
    .D1(\rom/i16655/SLICE_314/rom/i16655/SLICE_314_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16656_SLICE_315 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16656/SLICE_315/rom/i16656/SLICE_315_K1_H1 , 
         \rom/i16656/SLICE_315/rom/i16656/GATE_H0 ;

  lut40032 \rom/i16656/SLICE_315_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16656/SLICE_315/rom/i16656/SLICE_315_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16656/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16656/SLICE_315/rom/i16656/GATE_H0 ));
  selmux2 \rom/i16656/SLICE_315_K0K1MUX ( 
    .D0(\rom/i16656/SLICE_315/rom/i16656/GATE_H0 ), 
    .D1(\rom/i16656/SLICE_315/rom/i16656/SLICE_315_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16656/SLICE_315_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16662_SLICE_316 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16662/SLICE_316/rom/i16662/SLICE_316_K1_H1 , 
         \rom/i16662/SLICE_316/rom/i16662/GATE_H0 ;

  lut40032 \rom/i16662/SLICE_316_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16662/SLICE_316/rom/i16662/SLICE_316_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16662/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16662/SLICE_316/rom/i16662/GATE_H0 ));
  selmux2 \rom/i16662/SLICE_316_K0K1MUX ( 
    .D0(\rom/i16662/SLICE_316/rom/i16662/GATE_H0 ), 
    .D1(\rom/i16662/SLICE_316/rom/i16662/SLICE_316_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16663_SLICE_317 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16663/SLICE_317/rom/i16663/SLICE_317_K1_H1 , 
         \rom/i16663/SLICE_317/rom/i16663/GATE_H0 ;

  lut40032 \rom/i16663/SLICE_317_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16663/SLICE_317/rom/i16663/SLICE_317_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16663/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16663/SLICE_317/rom/i16663/GATE_H0 ));
  selmux2 \rom/i16663/SLICE_317_K0K1MUX ( 
    .D0(\rom/i16663/SLICE_317/rom/i16663/GATE_H0 ), 
    .D1(\rom/i16663/SLICE_317/rom/i16663/SLICE_317_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16663/SLICE_317_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16669_SLICE_318 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16669/SLICE_318/rom/i16669/SLICE_318_K1_H1 , 
         \rom/i16669/SLICE_318/rom/i16669/GATE_H0 ;

  lut40032 \rom/i16669/SLICE_318_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16669/SLICE_318/rom/i16669/SLICE_318_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16669/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16669/SLICE_318/rom/i16669/GATE_H0 ));
  selmux2 \rom/i16669/SLICE_318_K0K1MUX ( 
    .D0(\rom/i16669/SLICE_318/rom/i16669/GATE_H0 ), 
    .D1(\rom/i16669/SLICE_318/rom/i16669/SLICE_318_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16670_SLICE_319 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16670/SLICE_319/rom/i16670/SLICE_319_K1_H1 , 
         \rom/i16670/SLICE_319/rom/i16670/GATE_H0 ;

  lut40032 \rom/i16670/SLICE_319_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16670/SLICE_319/rom/i16670/SLICE_319_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16670/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16670/SLICE_319/rom/i16670/GATE_H0 ));
  selmux2 \rom/i16670/SLICE_319_K0K1MUX ( 
    .D0(\rom/i16670/SLICE_319/rom/i16670/GATE_H0 ), 
    .D1(\rom/i16670/SLICE_319/rom/i16670/SLICE_319_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16670/SLICE_319_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16676_SLICE_320 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16676/SLICE_320/rom/i16676/SLICE_320_K1_H1 , 
         \rom/i16676/SLICE_320/rom/i16676/GATE_H0 ;

  lut40032 \rom/i16676/SLICE_320_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16676/SLICE_320/rom/i16676/SLICE_320_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16676/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16676/SLICE_320/rom/i16676/GATE_H0 ));
  selmux2 \rom/i16676/SLICE_320_K0K1MUX ( 
    .D0(\rom/i16676/SLICE_320/rom/i16676/GATE_H0 ), 
    .D1(\rom/i16676/SLICE_320/rom/i16676/SLICE_320_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16677_SLICE_321 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16677/SLICE_321/rom/i16677/SLICE_321_K1_H1 , 
         \rom/i16677/SLICE_321/rom/i16677/GATE_H0 ;

  lut40032 \rom/i16677/SLICE_321_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16677/SLICE_321/rom/i16677/SLICE_321_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16677/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16677/SLICE_321/rom/i16677/GATE_H0 ));
  selmux2 \rom/i16677/SLICE_321_K0K1MUX ( 
    .D0(\rom/i16677/SLICE_321/rom/i16677/GATE_H0 ), 
    .D1(\rom/i16677/SLICE_321/rom/i16677/SLICE_321_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16677/SLICE_321_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16683_SLICE_322 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16683/SLICE_322/rom/i16683/SLICE_322_K1_H1 , 
         \rom/i16683/SLICE_322/rom/i16683/GATE_H0 ;

  lut40032 \rom/i16683/SLICE_322_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16683/SLICE_322/rom/i16683/SLICE_322_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16683/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16683/SLICE_322/rom/i16683/GATE_H0 ));
  selmux2 \rom/i16683/SLICE_322_K0K1MUX ( 
    .D0(\rom/i16683/SLICE_322/rom/i16683/GATE_H0 ), 
    .D1(\rom/i16683/SLICE_322/rom/i16683/SLICE_322_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16684_SLICE_323 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16684/SLICE_323/rom/i16684/SLICE_323_K1_H1 , 
         \rom/i16684/SLICE_323/rom/i16684/GATE_H0 ;

  lut40032 \rom/i16684/SLICE_323_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16684/SLICE_323/rom/i16684/SLICE_323_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16684/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16684/SLICE_323/rom/i16684/GATE_H0 ));
  selmux2 \rom/i16684/SLICE_323_K0K1MUX ( 
    .D0(\rom/i16684/SLICE_323/rom/i16684/GATE_H0 ), 
    .D1(\rom/i16684/SLICE_323/rom/i16684/SLICE_323_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16684/SLICE_323_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16690_SLICE_324 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16690/SLICE_324/rom/i16690/SLICE_324_K1_H1 , 
         \rom/i16690/SLICE_324/rom/i16690/GATE_H0 ;

  lut40032 \rom/i16690/SLICE_324_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16690/SLICE_324/rom/i16690/SLICE_324_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16690/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16690/SLICE_324/rom/i16690/GATE_H0 ));
  selmux2 \rom/i16690/SLICE_324_K0K1MUX ( 
    .D0(\rom/i16690/SLICE_324/rom/i16690/GATE_H0 ), 
    .D1(\rom/i16690/SLICE_324/rom/i16690/SLICE_324_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16691_SLICE_325 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16691/SLICE_325/rom/i16691/SLICE_325_K1_H1 , 
         \rom/i16691/SLICE_325/rom/i16691/GATE_H0 ;

  lut40032 \rom/i16691/SLICE_325_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16691/SLICE_325/rom/i16691/SLICE_325_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16691/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16691/SLICE_325/rom/i16691/GATE_H0 ));
  selmux2 \rom/i16691/SLICE_325_K0K1MUX ( 
    .D0(\rom/i16691/SLICE_325/rom/i16691/GATE_H0 ), 
    .D1(\rom/i16691/SLICE_325/rom/i16691/SLICE_325_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16691/SLICE_325_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16697_SLICE_326 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16697/SLICE_326/rom/i16697/SLICE_326_K1_H1 , 
         \rom/i16697/SLICE_326/rom/i16697/GATE_H0 ;

  lut40032 \rom/i16697/SLICE_326_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16697/SLICE_326/rom/i16697/SLICE_326_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16697/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16697/SLICE_326/rom/i16697/GATE_H0 ));
  selmux2 \rom/i16697/SLICE_326_K0K1MUX ( 
    .D0(\rom/i16697/SLICE_326/rom/i16697/GATE_H0 ), 
    .D1(\rom/i16697/SLICE_326/rom/i16697/SLICE_326_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16698_SLICE_327 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16698/SLICE_327/rom/i16698/SLICE_327_K1_H1 , 
         \rom/i16698/SLICE_327/rom/i16698/GATE_H0 ;

  lut40032 \rom/i16698/SLICE_327_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16698/SLICE_327/rom/i16698/SLICE_327_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16698/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16698/SLICE_327/rom/i16698/GATE_H0 ));
  selmux2 \rom/i16698/SLICE_327_K0K1MUX ( 
    .D0(\rom/i16698/SLICE_327/rom/i16698/GATE_H0 ), 
    .D1(\rom/i16698/SLICE_327/rom/i16698/SLICE_327_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16698/SLICE_327_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16704_SLICE_328 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16704/SLICE_328/rom/i16704/SLICE_328_K1_H1 , 
         \rom/i16704/SLICE_328/rom/i16704/GATE_H0 ;

  lut40032 \rom/i16704/SLICE_328_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16704/SLICE_328/rom/i16704/SLICE_328_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16704/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16704/SLICE_328/rom/i16704/GATE_H0 ));
  selmux2 \rom/i16704/SLICE_328_K0K1MUX ( 
    .D0(\rom/i16704/SLICE_328/rom/i16704/GATE_H0 ), 
    .D1(\rom/i16704/SLICE_328/rom/i16704/SLICE_328_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16705_SLICE_329 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16705/SLICE_329/rom/i16705/SLICE_329_K1_H1 , 
         \rom/i16705/SLICE_329/rom/i16705/GATE_H0 ;

  lut40032 \rom/i16705/SLICE_329_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16705/SLICE_329/rom/i16705/SLICE_329_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16705/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16705/SLICE_329/rom/i16705/GATE_H0 ));
  selmux2 \rom/i16705/SLICE_329_K0K1MUX ( 
    .D0(\rom/i16705/SLICE_329/rom/i16705/GATE_H0 ), 
    .D1(\rom/i16705/SLICE_329/rom/i16705/SLICE_329_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16705/SLICE_329_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16711_SLICE_330 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16711/SLICE_330/rom/i16711/SLICE_330_K1_H1 , 
         \rom/i16711/SLICE_330/rom/i16711/GATE_H0 ;

  lut40032 \rom/i16711/SLICE_330_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16711/SLICE_330/rom/i16711/SLICE_330_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16711/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16711/SLICE_330/rom/i16711/GATE_H0 ));
  selmux2 \rom/i16711/SLICE_330_K0K1MUX ( 
    .D0(\rom/i16711/SLICE_330/rom/i16711/GATE_H0 ), 
    .D1(\rom/i16711/SLICE_330/rom/i16711/SLICE_330_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16712_SLICE_331 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16712/SLICE_331/rom/i16712/SLICE_331_K1_H1 , 
         \rom/i16712/SLICE_331/rom/i16712/GATE_H0 ;

  lut40032 \rom/i16712/SLICE_331_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16712/SLICE_331/rom/i16712/SLICE_331_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16712/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16712/SLICE_331/rom/i16712/GATE_H0 ));
  selmux2 \rom/i16712/SLICE_331_K0K1MUX ( 
    .D0(\rom/i16712/SLICE_331/rom/i16712/GATE_H0 ), 
    .D1(\rom/i16712/SLICE_331/rom/i16712/SLICE_331_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16712/SLICE_331_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16718_SLICE_332 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16718/SLICE_332/rom/i16718/SLICE_332_K1_H1 , 
         \rom/i16718/SLICE_332/rom/i16718/GATE_H0 ;

  lut40032 \rom/i16718/SLICE_332_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16718/SLICE_332/rom/i16718/SLICE_332_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16718/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16718/SLICE_332/rom/i16718/GATE_H0 ));
  selmux2 \rom/i16718/SLICE_332_K0K1MUX ( 
    .D0(\rom/i16718/SLICE_332/rom/i16718/GATE_H0 ), 
    .D1(\rom/i16718/SLICE_332/rom/i16718/SLICE_332_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16719_SLICE_333 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16719/SLICE_333/rom/i16719/SLICE_333_K1_H1 , 
         \rom/i16719/SLICE_333/rom/i16719/GATE_H0 ;

  lut40032 \rom/i16719/SLICE_333_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16719/SLICE_333/rom/i16719/SLICE_333_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16719/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16719/SLICE_333/rom/i16719/GATE_H0 ));
  selmux2 \rom/i16719/SLICE_333_K0K1MUX ( 
    .D0(\rom/i16719/SLICE_333/rom/i16719/GATE_H0 ), 
    .D1(\rom/i16719/SLICE_333/rom/i16719/SLICE_333_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16719/SLICE_333_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16725_SLICE_334 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16725/SLICE_334/rom/i16725/SLICE_334_K1_H1 , 
         \rom/i16725/SLICE_334/rom/i16725/GATE_H0 ;

  lut40032 \rom/i16725/SLICE_334_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16725/SLICE_334/rom/i16725/SLICE_334_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16725/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16725/SLICE_334/rom/i16725/GATE_H0 ));
  selmux2 \rom/i16725/SLICE_334_K0K1MUX ( 
    .D0(\rom/i16725/SLICE_334/rom/i16725/GATE_H0 ), 
    .D1(\rom/i16725/SLICE_334/rom/i16725/SLICE_334_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16726_SLICE_335 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16726/SLICE_335/rom/i16726/SLICE_335_K1_H1 , 
         \rom/i16726/SLICE_335/rom/i16726/GATE_H0 ;

  lut40032 \rom/i16726/SLICE_335_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16726/SLICE_335/rom/i16726/SLICE_335_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16726/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16726/SLICE_335/rom/i16726/GATE_H0 ));
  selmux2 \rom/i16726/SLICE_335_K0K1MUX ( 
    .D0(\rom/i16726/SLICE_335/rom/i16726/GATE_H0 ), 
    .D1(\rom/i16726/SLICE_335/rom/i16726/SLICE_335_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16726/SLICE_335_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16732_SLICE_336 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16732/SLICE_336/rom/i16732/SLICE_336_K1_H1 , 
         \rom/i16732/SLICE_336/rom/i16732/GATE_H0 ;

  lut40032 \rom/i16732/SLICE_336_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16732/SLICE_336/rom/i16732/SLICE_336_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16732/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16732/SLICE_336/rom/i16732/GATE_H0 ));
  selmux2 \rom/i16732/SLICE_336_K0K1MUX ( 
    .D0(\rom/i16732/SLICE_336/rom/i16732/GATE_H0 ), 
    .D1(\rom/i16732/SLICE_336/rom/i16732/SLICE_336_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16733_SLICE_337 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16733/SLICE_337/rom/i16733/SLICE_337_K1_H1 , 
         \rom/i16733/SLICE_337/rom/i16733/GATE_H0 ;

  lut40032 \rom/i16733/SLICE_337_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16733/SLICE_337/rom/i16733/SLICE_337_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16733/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16733/SLICE_337/rom/i16733/GATE_H0 ));
  selmux2 \rom/i16733/SLICE_337_K0K1MUX ( 
    .D0(\rom/i16733/SLICE_337/rom/i16733/GATE_H0 ), 
    .D1(\rom/i16733/SLICE_337/rom/i16733/SLICE_337_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16733/SLICE_337_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16739_SLICE_338 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16739/SLICE_338/rom/i16739/SLICE_338_K1_H1 , 
         \rom/i16739/SLICE_338/rom/i16739/GATE_H0 ;

  lut40032 \rom/i16739/SLICE_338_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16739/SLICE_338/rom/i16739/SLICE_338_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16739/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16739/SLICE_338/rom/i16739/GATE_H0 ));
  selmux2 \rom/i16739/SLICE_338_K0K1MUX ( 
    .D0(\rom/i16739/SLICE_338/rom/i16739/GATE_H0 ), 
    .D1(\rom/i16739/SLICE_338/rom/i16739/SLICE_338_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16740_SLICE_339 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16740/SLICE_339/rom/i16740/SLICE_339_K1_H1 , 
         \rom/i16740/SLICE_339/rom/i16740/GATE_H0 ;

  lut40032 \rom/i16740/SLICE_339_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16740/SLICE_339/rom/i16740/SLICE_339_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16740/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16740/SLICE_339/rom/i16740/GATE_H0 ));
  selmux2 \rom/i16740/SLICE_339_K0K1MUX ( 
    .D0(\rom/i16740/SLICE_339/rom/i16740/GATE_H0 ), 
    .D1(\rom/i16740/SLICE_339/rom/i16740/SLICE_339_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16740/SLICE_339_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16746_SLICE_340 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16746/SLICE_340/rom/i16746/SLICE_340_K1_H1 , 
         \rom/i16746/SLICE_340/rom/i16746/GATE_H0 ;

  lut40032 \rom/i16746/SLICE_340_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16746/SLICE_340/rom/i16746/SLICE_340_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16746/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16746/SLICE_340/rom/i16746/GATE_H0 ));
  selmux2 \rom/i16746/SLICE_340_K0K1MUX ( 
    .D0(\rom/i16746/SLICE_340/rom/i16746/GATE_H0 ), 
    .D1(\rom/i16746/SLICE_340/rom/i16746/SLICE_340_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16747_SLICE_341 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16747/SLICE_341/rom/i16747/SLICE_341_K1_H1 , 
         \rom/i16747/SLICE_341/rom/i16747/GATE_H0 ;

  lut40032 \rom/i16747/SLICE_341_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16747/SLICE_341/rom/i16747/SLICE_341_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16747/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16747/SLICE_341/rom/i16747/GATE_H0 ));
  selmux2 \rom/i16747/SLICE_341_K0K1MUX ( 
    .D0(\rom/i16747/SLICE_341/rom/i16747/GATE_H0 ), 
    .D1(\rom/i16747/SLICE_341/rom/i16747/SLICE_341_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16747/SLICE_341_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16753_SLICE_342 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \rom/i16753/SLICE_342/rom/i16753/SLICE_342_K1_H1 , 
         \rom/i16753/SLICE_342/rom/i16753/GATE_H0 ;

  lut40032 \rom/i16753/SLICE_342_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16753/SLICE_342/rom/i16753/SLICE_342_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16753/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16753/SLICE_342/rom/i16753/GATE_H0 ));
  selmux2 \rom/i16753/SLICE_342_K0K1MUX ( 
    .D0(\rom/i16753/SLICE_342/rom/i16753/GATE_H0 ), 
    .D1(\rom/i16753/SLICE_342/rom/i16753/SLICE_342_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_i16754_SLICE_343 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \rom/i16754/SLICE_343/rom/i16754/SLICE_343_K1_H1 , 
         \rom/i16754/SLICE_343/rom/i16754/GATE_H0 ;

  lut40032 \rom/i16754/SLICE_343_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\rom/i16754/SLICE_343/rom/i16754/SLICE_343_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \rom/i16754/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\rom/i16754/SLICE_343/rom/i16754/GATE_H0 ));
  selmux2 \rom/i16754/SLICE_343_K0K1MUX ( 
    .D0(\rom/i16754/SLICE_343/rom/i16754/GATE_H0 ), 
    .D1(\rom/i16754/SLICE_343/rom/i16754/SLICE_343_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \rom/i16754/SLICE_343_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_489_i16_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/SLICE_344_K1_H1 
         , \mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_489_i16/SLICE_344_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/SLICE_344_K1_H1 ));
  lut40050 \mcu/PrioSelect_489_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_489_i16/SLICE_344_K0K1MUX ( 
    .D0(\mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_489_i16/SLICE_344/mcu/PrioSelect_489_i16/SLICE_344_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_489_i16/SLICE_344_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_457_i16_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/SLICE_345_K1_H1 
         , \mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_457_i16/SLICE_345_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/SLICE_345_K1_H1 ));
  lut40048 \mcu/PrioSelect_457_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_457_i16/SLICE_345_K0K1MUX ( 
    .D0(\mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_457_i16/SLICE_345/mcu/PrioSelect_457_i16/SLICE_345_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_457_i16/SLICE_345_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_457_i13_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/SLICE_346_K1_H1 
         , \mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_457_i13/SLICE_346_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/SLICE_346_K1_H1 ));
  lut40079 \mcu/PrioSelect_457_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_457_i13/SLICE_346_K0K1MUX ( 
    .D0(\mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_457_i13/SLICE_346/mcu/PrioSelect_457_i13/SLICE_346_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_425_i16_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/SLICE_347_K1_H1 
         , \mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_425_i16/SLICE_347_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/SLICE_347_K1_H1 ));
  lut40048 \mcu/PrioSelect_425_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_425_i16/SLICE_347_K0K1MUX ( 
    .D0(\mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_425_i16/SLICE_347/mcu/PrioSelect_425_i16/SLICE_347_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_425_i16/SLICE_347_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_393_i16_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/SLICE_348_K1_H1 
         , \mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_393_i16/SLICE_348_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/SLICE_348_K1_H1 ));
  lut40048 \mcu/PrioSelect_393_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_393_i16/SLICE_348_K0K1MUX ( 
    .D0(\mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_393_i16/SLICE_348/mcu/PrioSelect_393_i16/SLICE_348_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_393_i16/SLICE_348_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_393_i13_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/SLICE_349_K1_H1 
         , \mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_393_i13/SLICE_349_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/SLICE_349_K1_H1 ));
  lut40079 \mcu/PrioSelect_393_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_393_i13/SLICE_349_K0K1MUX ( 
    .D0(\mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_393_i13/SLICE_349/mcu/PrioSelect_393_i13/SLICE_349_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_361_i16_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/SLICE_350_K1_H1 
         , \mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_361_i16/SLICE_350_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/SLICE_350_K1_H1 ));
  lut40050 \mcu/PrioSelect_361_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_361_i16/SLICE_350_K0K1MUX ( 
    .D0(\mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_361_i16/SLICE_350/mcu/PrioSelect_361_i16/SLICE_350_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_361_i16/SLICE_350_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_329_i16_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/SLICE_351_K1_H1 
         , \mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_329_i16/SLICE_351_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/SLICE_351_K1_H1 ));
  lut40048 \mcu/PrioSelect_329_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_329_i16/SLICE_351_K0K1MUX ( 
    .D0(\mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_329_i16/SLICE_351/mcu/PrioSelect_329_i16/SLICE_351_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_329_i16/SLICE_351_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_329_i13_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/SLICE_352_K1_H1 
         , \mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_329_i13/SLICE_352_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/SLICE_352_K1_H1 ));
  lut40079 \mcu/PrioSelect_329_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_329_i13/SLICE_352_K0K1MUX ( 
    .D0(\mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_329_i13/SLICE_352/mcu/PrioSelect_329_i13/SLICE_352_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_297_i16_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/SLICE_353_K1_H1 
         , \mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_297_i16/SLICE_353_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/SLICE_353_K1_H1 ));
  lut40048 \mcu/PrioSelect_297_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_297_i16/SLICE_353_K0K1MUX ( 
    .D0(\mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_297_i16/SLICE_353/mcu/PrioSelect_297_i16/SLICE_353_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_297_i16/SLICE_353_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_265_i16_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/SLICE_354_K1_H1 
         , \mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_265_i16/SLICE_354_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/SLICE_354_K1_H1 ));
  lut40048 \mcu/PrioSelect_265_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_265_i16/SLICE_354_K0K1MUX ( 
    .D0(\mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_265_i16/SLICE_354/mcu/PrioSelect_265_i16/SLICE_354_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_265_i16/SLICE_354_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18407_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mcu/i18407/SLICE_355/mcu/i18407/SLICE_355_K1_H1 , 
         \mcu/i18407/SLICE_355/mcu/i18407/GATE_H0 ;

  lut40080 \mcu/i18407/SLICE_355_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18407/SLICE_355/mcu/i18407/SLICE_355_K1_H1 ));
  lut40081 \mcu/i18407/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18407/SLICE_355/mcu/i18407/GATE_H0 ));
  selmux2 \mcu/i18407/SLICE_355_K0K1MUX ( 
    .D0(\mcu/i18407/SLICE_355/mcu/i18407/GATE_H0 ), 
    .D1(\mcu/i18407/SLICE_355/mcu/i18407/SLICE_355_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_265_i13_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/SLICE_356_K1_H1 
         , \mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_265_i13/SLICE_356_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/SLICE_356_K1_H1 ));
  lut40079 \mcu/PrioSelect_265_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_265_i13/SLICE_356_K0K1MUX ( 
    .D0(\mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_265_i13/SLICE_356/mcu/PrioSelect_265_i13/SLICE_356_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_233_i16_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/SLICE_357_K1_H1 
         , \mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_233_i16/SLICE_357_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/SLICE_357_K1_H1 ));
  lut40050 \mcu/PrioSelect_233_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_233_i16/SLICE_357_K0K1MUX ( 
    .D0(\mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_233_i16/SLICE_357/mcu/PrioSelect_233_i16/SLICE_357_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_233_i16/SLICE_357_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_201_i16_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/SLICE_358_K1_H1 
         , \mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_201_i16/SLICE_358_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/SLICE_358_K1_H1 ));
  lut40051 \mcu/PrioSelect_201_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_201_i16/SLICE_358_K0K1MUX ( 
    .D0(\mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_201_i16/SLICE_358/mcu/PrioSelect_201_i16/SLICE_358_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_201_i16/SLICE_358_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_201_i13_SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/SLICE_359_K1_H1 
         , \mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_201_i13/SLICE_359_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/SLICE_359_K1_H1 ));
  lut40079 \mcu/PrioSelect_201_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_201_i13/SLICE_359_K0K1MUX ( 
    .D0(\mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_201_i13/SLICE_359/mcu/PrioSelect_201_i13/SLICE_359_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18218_SLICE_360 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i18218/SLICE_360/mcu/i18218/SLICE_360_K1_H1 , GNDI, 
         \mcu/i18218/SLICE_360/mcu/i18218/GATE_H0 ;

  lut40082 \mcu/i18218/SLICE_360_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18218/SLICE_360/mcu/i18218/SLICE_360_K1_H1 ));
  lut40083 \mcu/i18218/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i18218/SLICE_360/mcu/i18218/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/i18218/SLICE_360_K0K1MUX ( 
    .D0(\mcu/i18218/SLICE_360/mcu/i18218/GATE_H0 ), 
    .D1(\mcu/i18218/SLICE_360/mcu/i18218/SLICE_360_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0047) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4545) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i18214_SLICE_361 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, FXB, 
    FXA, output OFX0, OFX1 );
  wire   GNDI, \mcu/i18214/SLICE_361/mcu/i18214/SLICE_361_K1_H1 , 
         \mcu/i18214/SLICE_361/mcu/i18214/GATE_H0 ;

  lut40084 \mcu/i18214/SLICE_361_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i18214/SLICE_361/mcu/i18214/SLICE_361_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \mcu/i18214/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18214/SLICE_361/mcu/i18214/GATE_H0 ));
  selmux2 \mcu/i18214/SLICE_361_K0K1MUX ( 
    .D0(\mcu/i18214/SLICE_361/mcu/i18214/GATE_H0 ), 
    .D1(\mcu/i18214/SLICE_361/mcu/i18214/SLICE_361_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i18214/SLICE_361_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0311) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_169_i16_SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/SLICE_362_K1_H1 
         , \mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_169_i16/SLICE_362_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/SLICE_362_K1_H1 ));
  lut40051 \mcu/PrioSelect_169_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_169_i16/SLICE_362_K0K1MUX ( 
    .D0(\mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_169_i16/SLICE_362/mcu/PrioSelect_169_i16/SLICE_362_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_169_i16/SLICE_362_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_137_i16_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/SLICE_363_K1_H1 
         , \mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_137_i16/SLICE_363_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/SLICE_363_K1_H1 ));
  lut40051 \mcu/PrioSelect_137_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_137_i16/SLICE_363_K0K1MUX ( 
    .D0(\mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_137_i16/SLICE_363/mcu/PrioSelect_137_i16/SLICE_363_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_137_i16/SLICE_363_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_137_i13_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/SLICE_364_K1_H1 
         , \mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_137_i13/SLICE_364_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/SLICE_364_K1_H1 ));
  lut40079 \mcu/PrioSelect_137_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_137_i13/SLICE_364_K0K1MUX ( 
    .D0(\mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_137_i13/SLICE_364/mcu/PrioSelect_137_i13/SLICE_364_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_105_i16_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/SLICE_365_K1_H1 
         , \mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_105_i16/SLICE_365_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/SLICE_365_K1_H1 ));
  lut40086 \mcu/PrioSelect_105_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_105_i16/SLICE_365_K0K1MUX ( 
    .D0(\mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_105_i16/SLICE_365/mcu/PrioSelect_105_i16/SLICE_365_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_105_i16/SLICE_365_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i119_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i119/SLICE_366/mcu/i119/SLICE_366_K1_H1 , 
         \mcu/i119/SLICE_366/mcu/i119/GATE_H0 ;

  lut40022 \mcu/i119/SLICE_366_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i119/SLICE_366/mcu/i119/SLICE_366_K1_H1 ));
  lut40087 \mcu/i119/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i119/SLICE_366/mcu/i119/GATE_H0 ));
  selmux2 \mcu/i119/SLICE_366_K0K1MUX ( 
    .D0(\mcu/i119/SLICE_366/mcu/i119/GATE_H0 ), 
    .D1(\mcu/i119/SLICE_366/mcu/i119/SLICE_366_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_461_i16_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/SLICE_367_K1_H1 
         , \mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_461_i16/SLICE_367_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/SLICE_367_K1_H1 ));
  lut40050 \mcu/PrioSelect_461_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_461_i16/SLICE_367_K0K1MUX ( 
    .D0(\mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_461_i16/SLICE_367/mcu/PrioSelect_461_i16/SLICE_367_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_461_i16/SLICE_367_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_397_i16_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/SLICE_368_K1_H1 
         , \mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_397_i16/SLICE_368_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/SLICE_368_K1_H1 ));
  lut40048 \mcu/PrioSelect_397_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_397_i16/SLICE_368_K0K1MUX ( 
    .D0(\mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_397_i16/SLICE_368/mcu/PrioSelect_397_i16/SLICE_368_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_397_i16/SLICE_368_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_333_i16_SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/SLICE_369_K1_H1 
         , \mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_333_i16/SLICE_369_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/SLICE_369_K1_H1 ));
  lut40050 \mcu/PrioSelect_333_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_333_i16/SLICE_369_K0K1MUX ( 
    .D0(\mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_333_i16/SLICE_369/mcu/PrioSelect_333_i16/SLICE_369_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_333_i16/SLICE_369_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_269_i16_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/SLICE_370_K1_H1 
         , \mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_269_i16/SLICE_370_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/SLICE_370_K1_H1 ));
  lut40048 \mcu/PrioSelect_269_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_269_i16/SLICE_370_K0K1MUX ( 
    .D0(\mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_269_i16/SLICE_370/mcu/PrioSelect_269_i16/SLICE_370_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_269_i16/SLICE_370_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_205_i16_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/SLICE_371_K1_H1 
         , \mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_205_i16/SLICE_371_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/SLICE_371_K1_H1 ));
  lut40050 \mcu/PrioSelect_205_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_205_i16/SLICE_371_K0K1MUX ( 
    .D0(\mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_205_i16/SLICE_371/mcu/PrioSelect_205_i16/SLICE_371_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_205_i16/SLICE_371_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_141_i16_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/SLICE_372_K1_H1 
         , \mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_141_i16/SLICE_372_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/SLICE_372_K1_H1 ));
  lut40051 \mcu/PrioSelect_141_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_141_i16/SLICE_372_K0K1MUX ( 
    .D0(\mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_141_i16/SLICE_372/mcu/PrioSelect_141_i16/SLICE_372_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_141_i16/SLICE_372_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_77_i16_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/SLICE_373_K1_H1 , 
         \mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_77_i16/SLICE_373_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/SLICE_373_K1_H1 ));
  lut40086 \mcu/PrioSelect_77_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_77_i16/SLICE_373_K0K1MUX ( 
    .D0(\mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_77_i16/SLICE_373/mcu/PrioSelect_77_i16/SLICE_373_K1_H1 ), 
    .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_77_i16/SLICE_373_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i118_SLICE_374 ( input B1, A1, B0, A0, M1, M0, FXB, FXA, output 
    OFX0, OFX1 );
  wire   GNDI, \mcu/i118/SLICE_374/mcu/i118/SLICE_374_K1_H1 , 
         \mcu/i118/SLICE_374/mcu/i118/GATE_H0 ;

  lut40088 \mcu/i118/SLICE_374_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\mcu/i118/SLICE_374/mcu/i118/SLICE_374_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \mcu/i118/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\mcu/i118/SLICE_374/mcu/i118/GATE_H0 ));
  selmux2 \mcu/i118/SLICE_374_K0K1MUX ( 
    .D0(\mcu/i118/SLICE_374/mcu/i118/GATE_H0 ), 
    .D1(\mcu/i118/SLICE_374/mcu/i118/SLICE_374_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i118/SLICE_374_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_525_i16_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/SLICE_375_K1_H1 
         , \mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_525_i16/SLICE_375_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/SLICE_375_K1_H1 ));
  lut40048 \mcu/PrioSelect_525_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_525_i16/SLICE_375_K0K1MUX ( 
    .D0(\mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_525_i16/SLICE_375/mcu/PrioSelect_525_i16/SLICE_375_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_525_i16/SLICE_375_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_493_i16_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/SLICE_376_K1_H1 
         , \mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_493_i16/SLICE_376_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/SLICE_376_K1_H1 ));
  lut40048 \mcu/PrioSelect_493_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_493_i16/SLICE_376_K0K1MUX ( 
    .D0(\mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_493_i16/SLICE_376/mcu/PrioSelect_493_i16/SLICE_376_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_493_i16/SLICE_376_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_429_i16_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/SLICE_377_K1_H1 
         , \mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_429_i16/SLICE_377_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/SLICE_377_K1_H1 ));
  lut40048 \mcu/PrioSelect_429_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_429_i16/SLICE_377_K0K1MUX ( 
    .D0(\mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_429_i16/SLICE_377/mcu/PrioSelect_429_i16/SLICE_377_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_429_i16/SLICE_377_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_365_i16_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/SLICE_378_K1_H1 
         , \mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_365_i16/SLICE_378_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/SLICE_378_K1_H1 ));
  lut40048 \mcu/PrioSelect_365_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_365_i16/SLICE_378_K0K1MUX ( 
    .D0(\mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_365_i16/SLICE_378/mcu/PrioSelect_365_i16/SLICE_378_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_365_i16/SLICE_378_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_301_i16_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/SLICE_379_K1_H1 
         , \mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_301_i16/SLICE_379_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/SLICE_379_K1_H1 ));
  lut40048 \mcu/PrioSelect_301_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_301_i16/SLICE_379_K0K1MUX ( 
    .D0(\mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_301_i16/SLICE_379/mcu/PrioSelect_301_i16/SLICE_379_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_301_i16/SLICE_379_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_237_i16_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/SLICE_380_K1_H1 
         , \mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_237_i16/SLICE_380_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/SLICE_380_K1_H1 ));
  lut40048 \mcu/PrioSelect_237_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_237_i16/SLICE_380_K0K1MUX ( 
    .D0(\mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_237_i16/SLICE_380/mcu/PrioSelect_237_i16/SLICE_380_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_237_i16/SLICE_380_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_173_i16_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/SLICE_381_K1_H1 
         , \mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_173_i16/SLICE_381_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/SLICE_381_K1_H1 ));
  lut40051 \mcu/PrioSelect_173_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_173_i16/SLICE_381_K0K1MUX ( 
    .D0(\mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_173_i16/SLICE_381/mcu/PrioSelect_173_i16/SLICE_381_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_173_i16/SLICE_381_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_109_i16_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/SLICE_382_K1_H1 
         , \mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_109_i16/SLICE_382_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/SLICE_382_K1_H1 ));
  lut40051 \mcu/PrioSelect_109_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_109_i16/SLICE_382_K0K1MUX ( 
    .D0(\mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_109_i16/SLICE_382/mcu/PrioSelect_109_i16/SLICE_382_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_109_i16/SLICE_382_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_557_i16_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/SLICE_383_K1_H1 
         , \mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_557_i16/SLICE_383_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/SLICE_383_K1_H1 ));
  lut40048 \mcu/PrioSelect_557_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_557_i16/SLICE_383_K0K1MUX ( 
    .D0(\mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_557_i16/SLICE_383/mcu/PrioSelect_557_i16/SLICE_383_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_557_i16/SLICE_383_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_C_N_340_7__I_0_587_i16_SLICE_384 ( input D1, C1, B1, A1, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/SLICE_384_K1_H1 
         , GNDI, 
         \mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/GATE_H0 ;

  lut40090 \mcu/C_N_340_7__I_0_587_i16/SLICE_384_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/SLICE_384_K1_H1 )
    );
  lut40091 \mcu/C_N_340_7__I_0_587_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/C_N_340_7__I_0_587_i16/SLICE_384_K0K1MUX ( 
    .D0(\mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/GATE_H0 )
    , 
    .D1(\mcu/C_N_340_7__I_0_587_i16/SLICE_384/mcu/C_N_340_7__I_0_587_i16/SLICE_384_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i106_SLICE_385 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \mcu/i106/SLICE_385/mcu/i106/SLICE_385_K1_H1 , GNDI, 
         \mcu/i106/SLICE_385/mcu/i106/GATE_H0 ;

  lut40092 \mcu/i106/SLICE_385_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i106/SLICE_385/mcu/i106/SLICE_385_K1_H1 ));
  lut40093 \mcu/i106/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i106/SLICE_385/mcu/i106/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/i106/SLICE_385_K0K1MUX ( 
    .D0(\mcu/i106/SLICE_385/mcu/i106/GATE_H0 ), 
    .D1(\mcu/i106/SLICE_385/mcu/i106/SLICE_385_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_581_i16_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/SLICE_386_K1_H1 
         , \mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_581_i16/SLICE_386_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/SLICE_386_K1_H1 ));
  lut40048 \mcu/PrioSelect_581_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_581_i16/SLICE_386_K0K1MUX ( 
    .D0(\mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_581_i16/SLICE_386/mcu/PrioSelect_581_i16/SLICE_386_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_577_i16_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/SLICE_387_K1_H1 
         , \mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_577_i16/SLICE_387_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/SLICE_387_K1_H1 ));
  lut40048 \mcu/PrioSelect_577_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_577_i16/SLICE_387_K0K1MUX ( 
    .D0(\mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_577_i16/SLICE_387/mcu/PrioSelect_577_i16/SLICE_387_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_549_i16_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/SLICE_388_K1_H1 
         , \mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_549_i16/SLICE_388_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/SLICE_388_K1_H1 ));
  lut40048 \mcu/PrioSelect_549_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_549_i16/SLICE_388_K0K1MUX ( 
    .D0(\mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_549_i16/SLICE_388/mcu/PrioSelect_549_i16/SLICE_388_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_545_i16_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/SLICE_389_K1_H1 
         , \mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_545_i16/SLICE_389_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/SLICE_389_K1_H1 ));
  lut40048 \mcu/PrioSelect_545_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_545_i16/SLICE_389_K0K1MUX ( 
    .D0(\mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_545_i16/SLICE_389/mcu/PrioSelect_545_i16/SLICE_389_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_517_i16_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/SLICE_390_K1_H1 
         , \mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_517_i16/SLICE_390_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/SLICE_390_K1_H1 ));
  lut40048 \mcu/PrioSelect_517_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_517_i16/SLICE_390_K0K1MUX ( 
    .D0(\mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_517_i16/SLICE_390/mcu/PrioSelect_517_i16/SLICE_390_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_513_i16_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/SLICE_391_K1_H1 
         , \mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_513_i16/SLICE_391_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/SLICE_391_K1_H1 ));
  lut40048 \mcu/PrioSelect_513_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_513_i16/SLICE_391_K0K1MUX ( 
    .D0(\mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_513_i16/SLICE_391/mcu/PrioSelect_513_i16/SLICE_391_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_485_i16_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/SLICE_392_K1_H1 
         , \mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_485_i16/SLICE_392_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/SLICE_392_K1_H1 ));
  lut40050 \mcu/PrioSelect_485_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_485_i16/SLICE_392_K0K1MUX ( 
    .D0(\mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_485_i16/SLICE_392/mcu/PrioSelect_485_i16/SLICE_392_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_481_i16_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/SLICE_393_K1_H1 
         , \mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_481_i16/SLICE_393_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/SLICE_393_K1_H1 ));
  lut40050 \mcu/PrioSelect_481_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_481_i16/SLICE_393_K0K1MUX ( 
    .D0(\mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_481_i16/SLICE_393/mcu/PrioSelect_481_i16/SLICE_393_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_453_i16_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/SLICE_394_K1_H1 
         , \mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_453_i16/SLICE_394_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/SLICE_394_K1_H1 ));
  lut40048 \mcu/PrioSelect_453_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_453_i16/SLICE_394_K0K1MUX ( 
    .D0(\mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_453_i16/SLICE_394/mcu/PrioSelect_453_i16/SLICE_394_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_449_i16_SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/SLICE_395_K1_H1 
         , \mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_449_i16/SLICE_395_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/SLICE_395_K1_H1 ));
  lut40048 \mcu/PrioSelect_449_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_449_i16/SLICE_395_K0K1MUX ( 
    .D0(\mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_449_i16/SLICE_395/mcu/PrioSelect_449_i16/SLICE_395_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_421_i16_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/SLICE_396_K1_H1 
         , \mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_421_i16/SLICE_396_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/SLICE_396_K1_H1 ));
  lut40048 \mcu/PrioSelect_421_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_421_i16/SLICE_396_K0K1MUX ( 
    .D0(\mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_421_i16/SLICE_396/mcu/PrioSelect_421_i16/SLICE_396_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_417_i16_SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/SLICE_397_K1_H1 
         , \mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_417_i16/SLICE_397_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/SLICE_397_K1_H1 ));
  lut40048 \mcu/PrioSelect_417_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_417_i16/SLICE_397_K0K1MUX ( 
    .D0(\mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_417_i16/SLICE_397/mcu/PrioSelect_417_i16/SLICE_397_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_389_i16_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/SLICE_398_K1_H1 
         , \mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_389_i16/SLICE_398_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/SLICE_398_K1_H1 ));
  lut40048 \mcu/PrioSelect_389_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_389_i16/SLICE_398_K0K1MUX ( 
    .D0(\mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_389_i16/SLICE_398/mcu/PrioSelect_389_i16/SLICE_398_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_385_i16_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/SLICE_399_K1_H1 
         , \mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_385_i16/SLICE_399_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/SLICE_399_K1_H1 ));
  lut40048 \mcu/PrioSelect_385_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_385_i16/SLICE_399_K0K1MUX ( 
    .D0(\mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_385_i16/SLICE_399/mcu/PrioSelect_385_i16/SLICE_399_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_357_i16_SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/SLICE_400_K1_H1 
         , \mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_357_i16/SLICE_400_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/SLICE_400_K1_H1 ));
  lut40050 \mcu/PrioSelect_357_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_357_i16/SLICE_400_K0K1MUX ( 
    .D0(\mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_357_i16/SLICE_400/mcu/PrioSelect_357_i16/SLICE_400_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_353_i16_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/SLICE_401_K1_H1 
         , \mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_353_i16/SLICE_401_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/SLICE_401_K1_H1 ));
  lut40050 \mcu/PrioSelect_353_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_353_i16/SLICE_401_K0K1MUX ( 
    .D0(\mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_353_i16/SLICE_401/mcu/PrioSelect_353_i16/SLICE_401_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_325_i16_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/SLICE_402_K1_H1 
         , \mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_325_i16/SLICE_402_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/SLICE_402_K1_H1 ));
  lut40048 \mcu/PrioSelect_325_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_325_i16/SLICE_402_K0K1MUX ( 
    .D0(\mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_325_i16/SLICE_402/mcu/PrioSelect_325_i16/SLICE_402_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_321_i16_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/SLICE_403_K1_H1 
         , \mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_321_i16/SLICE_403_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/SLICE_403_K1_H1 ));
  lut40048 \mcu/PrioSelect_321_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_321_i16/SLICE_403_K0K1MUX ( 
    .D0(\mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_321_i16/SLICE_403/mcu/PrioSelect_321_i16/SLICE_403_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_293_i16_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/SLICE_404_K1_H1 
         , \mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_293_i16/SLICE_404_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/SLICE_404_K1_H1 ));
  lut40048 \mcu/PrioSelect_293_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_293_i16/SLICE_404_K0K1MUX ( 
    .D0(\mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_293_i16/SLICE_404/mcu/PrioSelect_293_i16/SLICE_404_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_289_i16_SLICE_405 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/SLICE_405_K1_H1 
         , \mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_289_i16/SLICE_405_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/SLICE_405_K1_H1 ));
  lut40048 \mcu/PrioSelect_289_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_289_i16/SLICE_405_K0K1MUX ( 
    .D0(\mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_289_i16/SLICE_405/mcu/PrioSelect_289_i16/SLICE_405_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_261_i16_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/SLICE_406_K1_H1 
         , \mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_261_i16/SLICE_406_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/SLICE_406_K1_H1 ));
  lut40048 \mcu/PrioSelect_261_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_261_i16/SLICE_406_K0K1MUX ( 
    .D0(\mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_261_i16/SLICE_406/mcu/PrioSelect_261_i16/SLICE_406_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_257_i16_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/SLICE_407_K1_H1 
         , \mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_257_i16/SLICE_407_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/SLICE_407_K1_H1 ));
  lut40048 \mcu/PrioSelect_257_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_257_i16/SLICE_407_K0K1MUX ( 
    .D0(\mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_257_i16/SLICE_407/mcu/PrioSelect_257_i16/SLICE_407_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_229_i16_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/SLICE_408_K1_H1 
         , \mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_229_i16/SLICE_408_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/SLICE_408_K1_H1 ));
  lut40050 \mcu/PrioSelect_229_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_229_i16/SLICE_408_K0K1MUX ( 
    .D0(\mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_229_i16/SLICE_408/mcu/PrioSelect_229_i16/SLICE_408_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_225_i16_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/SLICE_409_K1_H1 
         , \mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_225_i16/SLICE_409_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/SLICE_409_K1_H1 ));
  lut40050 \mcu/PrioSelect_225_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_225_i16/SLICE_409_K0K1MUX ( 
    .D0(\mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_225_i16/SLICE_409/mcu/PrioSelect_225_i16/SLICE_409_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_197_i16_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/SLICE_410_K1_H1 
         , \mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_197_i16/SLICE_410_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/SLICE_410_K1_H1 ));
  lut40051 \mcu/PrioSelect_197_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_197_i16/SLICE_410_K0K1MUX ( 
    .D0(\mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_197_i16/SLICE_410/mcu/PrioSelect_197_i16/SLICE_410_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_193_i16_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/SLICE_411_K1_H1 
         , \mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_193_i16/SLICE_411_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/SLICE_411_K1_H1 ));
  lut40051 \mcu/PrioSelect_193_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_193_i16/SLICE_411_K0K1MUX ( 
    .D0(\mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_193_i16/SLICE_411/mcu/PrioSelect_193_i16/SLICE_411_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_165_i16_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/SLICE_412_K1_H1 
         , \mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_165_i16/SLICE_412_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/SLICE_412_K1_H1 ));
  lut40051 \mcu/PrioSelect_165_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_165_i16/SLICE_412_K0K1MUX ( 
    .D0(\mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_165_i16/SLICE_412/mcu/PrioSelect_165_i16/SLICE_412_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_161_i16_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/SLICE_413_K1_H1 
         , \mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_161_i16/SLICE_413_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/SLICE_413_K1_H1 ));
  lut40051 \mcu/PrioSelect_161_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_161_i16/SLICE_413_K0K1MUX ( 
    .D0(\mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_161_i16/SLICE_413/mcu/PrioSelect_161_i16/SLICE_413_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_133_i16_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/SLICE_414_K1_H1 
         , \mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_133_i16/SLICE_414_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/SLICE_414_K1_H1 ));
  lut40051 \mcu/PrioSelect_133_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_133_i16/SLICE_414_K0K1MUX ( 
    .D0(\mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_133_i16/SLICE_414/mcu/PrioSelect_133_i16/SLICE_414_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_129_i16_SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/SLICE_415_K1_H1 
         , \mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_129_i16/SLICE_415_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/SLICE_415_K1_H1 ));
  lut40051 \mcu/PrioSelect_129_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_129_i16/SLICE_415_K0K1MUX ( 
    .D0(\mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_129_i16/SLICE_415/mcu/PrioSelect_129_i16/SLICE_415_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_101_i16_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/SLICE_416_K1_H1 
         , \mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_101_i16/SLICE_416_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/SLICE_416_K1_H1 ));
  lut40086 \mcu/PrioSelect_101_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_101_i16/SLICE_416_K0K1MUX ( 
    .D0(\mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_101_i16/SLICE_416/mcu/PrioSelect_101_i16/SLICE_416_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18405_SLICE_417 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \mcu/i18405/SLICE_417/mcu/i18405/SLICE_417_K1_H1 , 
         \mcu/i18405/SLICE_417/mcu/i18405/GATE_H0 ;

  lut40094 \mcu/i18405/SLICE_417_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i18405/SLICE_417/mcu/i18405/SLICE_417_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \mcu/i18405/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18405/SLICE_417/mcu/i18405/GATE_H0 ));
  selmux2 \mcu/i18405/SLICE_417_K0K1MUX ( 
    .D0(\mcu/i18405/SLICE_417/mcu/i18405/GATE_H0 ), 
    .D1(\mcu/i18405/SLICE_417/mcu/i18405/SLICE_417_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_97_i16_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/SLICE_418_K1_H1 , 
         \mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_97_i16/SLICE_418_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/SLICE_418_K1_H1 ));
  lut40086 \mcu/PrioSelect_97_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_97_i16/SLICE_418_K0K1MUX ( 
    .D0(\mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_97_i16/SLICE_418/mcu/PrioSelect_97_i16/SLICE_418_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i11646_SLICE_419 ( input D1, C1, B1, A1, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i11646/SLICE_419/mcu/i11646/SLICE_419_K1_H1 , GNDI, 
         \mcu/i11646/SLICE_419/mcu/i11646/GATE_H0 ;

  lut40096 \mcu/i11646/SLICE_419_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i11646/SLICE_419/mcu/i11646/SLICE_419_K1_H1 ));
  lut40097 \mcu/i11646/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i11646/SLICE_419/mcu/i11646/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \mcu/i11646/SLICE_419_K0K1MUX ( 
    .D0(\mcu/i11646/SLICE_419/mcu/i11646/GATE_H0 ), 
    .D1(\mcu/i11646/SLICE_419/mcu/i11646/SLICE_419_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_573_i16_SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/SLICE_420_K1_H1 
         , \mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_573_i16/SLICE_420_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/SLICE_420_K1_H1 ));
  lut40048 \mcu/PrioSelect_573_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_573_i16/SLICE_420_K0K1MUX ( 
    .D0(\mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_573_i16/SLICE_420/mcu/PrioSelect_573_i16/SLICE_420_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_569_i16_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/SLICE_421_K1_H1 
         , \mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_569_i16/SLICE_421_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/SLICE_421_K1_H1 ));
  lut40048 \mcu/PrioSelect_569_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_569_i16/SLICE_421_K0K1MUX ( 
    .D0(\mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_569_i16/SLICE_421/mcu/PrioSelect_569_i16/SLICE_421_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_565_i16_SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/SLICE_422_K1_H1 
         , \mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_565_i16/SLICE_422_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/SLICE_422_K1_H1 ));
  lut40048 \mcu/PrioSelect_565_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_565_i16/SLICE_422_K0K1MUX ( 
    .D0(\mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_565_i16/SLICE_422/mcu/PrioSelect_565_i16/SLICE_422_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_561_i16_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/SLICE_423_K1_H1 
         , \mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_561_i16/SLICE_423_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/SLICE_423_K1_H1 ));
  lut40048 \mcu/PrioSelect_561_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_561_i16/SLICE_423_K0K1MUX ( 
    .D0(\mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_561_i16/SLICE_423/mcu/PrioSelect_561_i16/SLICE_423_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_541_i16_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/SLICE_424_K1_H1 
         , \mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_541_i16/SLICE_424_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/SLICE_424_K1_H1 ));
  lut40048 \mcu/PrioSelect_541_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_541_i16/SLICE_424_K0K1MUX ( 
    .D0(\mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_541_i16/SLICE_424/mcu/PrioSelect_541_i16/SLICE_424_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_537_i16_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/SLICE_425_K1_H1 
         , \mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_537_i16/SLICE_425_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/SLICE_425_K1_H1 ));
  lut40048 \mcu/PrioSelect_537_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_537_i16/SLICE_425_K0K1MUX ( 
    .D0(\mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_537_i16/SLICE_425/mcu/PrioSelect_537_i16/SLICE_425_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_533_i16_SLICE_426 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/SLICE_426_K1_H1 
         , \mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_533_i16/SLICE_426_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/SLICE_426_K1_H1 ));
  lut40048 \mcu/PrioSelect_533_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_533_i16/SLICE_426_K0K1MUX ( 
    .D0(\mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_533_i16/SLICE_426/mcu/PrioSelect_533_i16/SLICE_426_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_529_i16_SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/SLICE_427_K1_H1 
         , \mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_529_i16/SLICE_427_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/SLICE_427_K1_H1 ));
  lut40048 \mcu/PrioSelect_529_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_529_i16/SLICE_427_K0K1MUX ( 
    .D0(\mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_529_i16/SLICE_427/mcu/PrioSelect_529_i16/SLICE_427_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_509_i16_SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/SLICE_428_K1_H1 
         , \mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_509_i16/SLICE_428_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/SLICE_428_K1_H1 ));
  lut40048 \mcu/PrioSelect_509_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_509_i16/SLICE_428_K0K1MUX ( 
    .D0(\mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_509_i16/SLICE_428/mcu/PrioSelect_509_i16/SLICE_428_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_505_i16_SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/SLICE_429_K1_H1 
         , \mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_505_i16/SLICE_429_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/SLICE_429_K1_H1 ));
  lut40048 \mcu/PrioSelect_505_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_505_i16/SLICE_429_K0K1MUX ( 
    .D0(\mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_505_i16/SLICE_429/mcu/PrioSelect_505_i16/SLICE_429_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_501_i16_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/SLICE_430_K1_H1 
         , \mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_501_i16/SLICE_430_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/SLICE_430_K1_H1 ));
  lut40048 \mcu/PrioSelect_501_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_501_i16/SLICE_430_K0K1MUX ( 
    .D0(\mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_501_i16/SLICE_430/mcu/PrioSelect_501_i16/SLICE_430_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_497_i16_SLICE_431 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/SLICE_431_K1_H1 
         , \mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_497_i16/SLICE_431_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/SLICE_431_K1_H1 ));
  lut40048 \mcu/PrioSelect_497_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_497_i16/SLICE_431_K0K1MUX ( 
    .D0(\mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_497_i16/SLICE_431/mcu/PrioSelect_497_i16/SLICE_431_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_477_i16_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/SLICE_432_K1_H1 
         , \mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_477_i16/SLICE_432_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/SLICE_432_K1_H1 ));
  lut40050 \mcu/PrioSelect_477_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_477_i16/SLICE_432_K0K1MUX ( 
    .D0(\mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_477_i16/SLICE_432/mcu/PrioSelect_477_i16/SLICE_432_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_473_i16_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/SLICE_433_K1_H1 
         , \mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_473_i16/SLICE_433_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/SLICE_433_K1_H1 ));
  lut40050 \mcu/PrioSelect_473_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_473_i16/SLICE_433_K0K1MUX ( 
    .D0(\mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_473_i16/SLICE_433/mcu/PrioSelect_473_i16/SLICE_433_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_469_i16_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/SLICE_434_K1_H1 
         , \mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_469_i16/SLICE_434_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/SLICE_434_K1_H1 ));
  lut40050 \mcu/PrioSelect_469_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_469_i16/SLICE_434_K0K1MUX ( 
    .D0(\mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_469_i16/SLICE_434/mcu/PrioSelect_469_i16/SLICE_434_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_465_i16_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/SLICE_435_K1_H1 
         , \mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_465_i16/SLICE_435_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/SLICE_435_K1_H1 ));
  lut40050 \mcu/PrioSelect_465_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_465_i16/SLICE_435_K0K1MUX ( 
    .D0(\mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_465_i16/SLICE_435/mcu/PrioSelect_465_i16/SLICE_435_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_445_i16_SLICE_436 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/SLICE_436_K1_H1 
         , \mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_445_i16/SLICE_436_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/SLICE_436_K1_H1 ));
  lut40048 \mcu/PrioSelect_445_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_445_i16/SLICE_436_K0K1MUX ( 
    .D0(\mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_445_i16/SLICE_436/mcu/PrioSelect_445_i16/SLICE_436_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_441_i16_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/SLICE_437_K1_H1 
         , \mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_441_i16/SLICE_437_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/SLICE_437_K1_H1 ));
  lut40048 \mcu/PrioSelect_441_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_441_i16/SLICE_437_K0K1MUX ( 
    .D0(\mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_441_i16/SLICE_437/mcu/PrioSelect_441_i16/SLICE_437_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_437_i16_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/SLICE_438_K1_H1 
         , \mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_437_i16/SLICE_438_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/SLICE_438_K1_H1 ));
  lut40048 \mcu/PrioSelect_437_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_437_i16/SLICE_438_K0K1MUX ( 
    .D0(\mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_437_i16/SLICE_438/mcu/PrioSelect_437_i16/SLICE_438_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_433_i16_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/SLICE_439_K1_H1 
         , \mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_433_i16/SLICE_439_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/SLICE_439_K1_H1 ));
  lut40048 \mcu/PrioSelect_433_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_433_i16/SLICE_439_K0K1MUX ( 
    .D0(\mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_433_i16/SLICE_439/mcu/PrioSelect_433_i16/SLICE_439_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_413_i16_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/SLICE_440_K1_H1 
         , \mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_413_i16/SLICE_440_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/SLICE_440_K1_H1 ));
  lut40048 \mcu/PrioSelect_413_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_413_i16/SLICE_440_K0K1MUX ( 
    .D0(\mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_413_i16/SLICE_440/mcu/PrioSelect_413_i16/SLICE_440_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_409_i16_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/SLICE_441_K1_H1 
         , \mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_409_i16/SLICE_441_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/SLICE_441_K1_H1 ));
  lut40048 \mcu/PrioSelect_409_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_409_i16/SLICE_441_K0K1MUX ( 
    .D0(\mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_409_i16/SLICE_441/mcu/PrioSelect_409_i16/SLICE_441_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_405_i16_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/SLICE_442_K1_H1 
         , \mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_405_i16/SLICE_442_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/SLICE_442_K1_H1 ));
  lut40048 \mcu/PrioSelect_405_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_405_i16/SLICE_442_K0K1MUX ( 
    .D0(\mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_405_i16/SLICE_442/mcu/PrioSelect_405_i16/SLICE_442_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_401_i16_SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/SLICE_443_K1_H1 
         , \mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_401_i16/SLICE_443_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/SLICE_443_K1_H1 ));
  lut40048 \mcu/PrioSelect_401_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_401_i16/SLICE_443_K0K1MUX ( 
    .D0(\mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_401_i16/SLICE_443/mcu/PrioSelect_401_i16/SLICE_443_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_381_i16_SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/SLICE_444_K1_H1 
         , \mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_381_i16/SLICE_444_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/SLICE_444_K1_H1 ));
  lut40048 \mcu/PrioSelect_381_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_381_i16/SLICE_444_K0K1MUX ( 
    .D0(\mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_381_i16/SLICE_444/mcu/PrioSelect_381_i16/SLICE_444_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_377_i16_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/SLICE_445_K1_H1 
         , \mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_377_i16/SLICE_445_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/SLICE_445_K1_H1 ));
  lut40048 \mcu/PrioSelect_377_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_377_i16/SLICE_445_K0K1MUX ( 
    .D0(\mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_377_i16/SLICE_445/mcu/PrioSelect_377_i16/SLICE_445_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_373_i16_SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/SLICE_446_K1_H1 
         , \mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_373_i16/SLICE_446_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/SLICE_446_K1_H1 ));
  lut40048 \mcu/PrioSelect_373_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_373_i16/SLICE_446_K0K1MUX ( 
    .D0(\mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_373_i16/SLICE_446/mcu/PrioSelect_373_i16/SLICE_446_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_369_i16_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/SLICE_447_K1_H1 
         , \mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_369_i16/SLICE_447_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/SLICE_447_K1_H1 ));
  lut40048 \mcu/PrioSelect_369_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_369_i16/SLICE_447_K0K1MUX ( 
    .D0(\mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_369_i16/SLICE_447/mcu/PrioSelect_369_i16/SLICE_447_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_349_i16_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/SLICE_448_K1_H1 
         , \mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_349_i16/SLICE_448_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/SLICE_448_K1_H1 ));
  lut40050 \mcu/PrioSelect_349_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_349_i16/SLICE_448_K0K1MUX ( 
    .D0(\mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_349_i16/SLICE_448/mcu/PrioSelect_349_i16/SLICE_448_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_345_i16_SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/SLICE_449_K1_H1 
         , \mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_345_i16/SLICE_449_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/SLICE_449_K1_H1 ));
  lut40050 \mcu/PrioSelect_345_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_345_i16/SLICE_449_K0K1MUX ( 
    .D0(\mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_345_i16/SLICE_449/mcu/PrioSelect_345_i16/SLICE_449_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_341_i16_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/SLICE_450_K1_H1 
         , \mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_341_i16/SLICE_450_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/SLICE_450_K1_H1 ));
  lut40050 \mcu/PrioSelect_341_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_341_i16/SLICE_450_K0K1MUX ( 
    .D0(\mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_341_i16/SLICE_450/mcu/PrioSelect_341_i16/SLICE_450_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_337_i16_SLICE_451 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/SLICE_451_K1_H1 
         , \mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_337_i16/SLICE_451_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/SLICE_451_K1_H1 ));
  lut40050 \mcu/PrioSelect_337_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_337_i16/SLICE_451_K0K1MUX ( 
    .D0(\mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_337_i16/SLICE_451/mcu/PrioSelect_337_i16/SLICE_451_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_317_i16_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/SLICE_452_K1_H1 
         , \mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_317_i16/SLICE_452_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/SLICE_452_K1_H1 ));
  lut40048 \mcu/PrioSelect_317_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_317_i16/SLICE_452_K0K1MUX ( 
    .D0(\mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_317_i16/SLICE_452/mcu/PrioSelect_317_i16/SLICE_452_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_313_i16_SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/SLICE_453_K1_H1 
         , \mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_313_i16/SLICE_453_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/SLICE_453_K1_H1 ));
  lut40048 \mcu/PrioSelect_313_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_313_i16/SLICE_453_K0K1MUX ( 
    .D0(\mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_313_i16/SLICE_453/mcu/PrioSelect_313_i16/SLICE_453_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_309_i16_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/SLICE_454_K1_H1 
         , \mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_309_i16/SLICE_454_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/SLICE_454_K1_H1 ));
  lut40048 \mcu/PrioSelect_309_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_309_i16/SLICE_454_K0K1MUX ( 
    .D0(\mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_309_i16/SLICE_454/mcu/PrioSelect_309_i16/SLICE_454_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_305_i16_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/SLICE_455_K1_H1 
         , \mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_305_i16/SLICE_455_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/SLICE_455_K1_H1 ));
  lut40048 \mcu/PrioSelect_305_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_305_i16/SLICE_455_K0K1MUX ( 
    .D0(\mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_305_i16/SLICE_455/mcu/PrioSelect_305_i16/SLICE_455_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_285_i16_SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/SLICE_456_K1_H1 
         , \mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_285_i16/SLICE_456_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/SLICE_456_K1_H1 ));
  lut40048 \mcu/PrioSelect_285_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_285_i16/SLICE_456_K0K1MUX ( 
    .D0(\mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_285_i16/SLICE_456/mcu/PrioSelect_285_i16/SLICE_456_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_281_i16_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/SLICE_457_K1_H1 
         , \mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_281_i16/SLICE_457_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/SLICE_457_K1_H1 ));
  lut40048 \mcu/PrioSelect_281_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_281_i16/SLICE_457_K0K1MUX ( 
    .D0(\mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_281_i16/SLICE_457/mcu/PrioSelect_281_i16/SLICE_457_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_277_i16_SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/SLICE_458_K1_H1 
         , \mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_277_i16/SLICE_458_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/SLICE_458_K1_H1 ));
  lut40048 \mcu/PrioSelect_277_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_277_i16/SLICE_458_K0K1MUX ( 
    .D0(\mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_277_i16/SLICE_458/mcu/PrioSelect_277_i16/SLICE_458_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_273_i16_SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/SLICE_459_K1_H1 
         , \mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_273_i16/SLICE_459_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/SLICE_459_K1_H1 ));
  lut40048 \mcu/PrioSelect_273_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_273_i16/SLICE_459_K0K1MUX ( 
    .D0(\mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_273_i16/SLICE_459/mcu/PrioSelect_273_i16/SLICE_459_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_253_i16_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/SLICE_460_K1_H1 
         , \mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_253_i16/SLICE_460_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/SLICE_460_K1_H1 ));
  lut40048 \mcu/PrioSelect_253_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_253_i16/SLICE_460_K0K1MUX ( 
    .D0(\mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_253_i16/SLICE_460/mcu/PrioSelect_253_i16/SLICE_460_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_249_i16_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/SLICE_461_K1_H1 
         , \mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_249_i16/SLICE_461_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/SLICE_461_K1_H1 ));
  lut40048 \mcu/PrioSelect_249_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_249_i16/SLICE_461_K0K1MUX ( 
    .D0(\mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_249_i16/SLICE_461/mcu/PrioSelect_249_i16/SLICE_461_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_245_i16_SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/SLICE_462_K1_H1 
         , \mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_245_i16/SLICE_462_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/SLICE_462_K1_H1 ));
  lut40048 \mcu/PrioSelect_245_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_245_i16/SLICE_462_K0K1MUX ( 
    .D0(\mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_245_i16/SLICE_462/mcu/PrioSelect_245_i16/SLICE_462_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_241_i16_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/SLICE_463_K1_H1 
         , \mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_241_i16/SLICE_463_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/SLICE_463_K1_H1 ));
  lut40048 \mcu/PrioSelect_241_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_241_i16/SLICE_463_K0K1MUX ( 
    .D0(\mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_241_i16/SLICE_463/mcu/PrioSelect_241_i16/SLICE_463_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_221_i16_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/SLICE_464_K1_H1 
         , \mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_221_i16/SLICE_464_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/SLICE_464_K1_H1 ));
  lut40050 \mcu/PrioSelect_221_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_221_i16/SLICE_464_K0K1MUX ( 
    .D0(\mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_221_i16/SLICE_464/mcu/PrioSelect_221_i16/SLICE_464_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_217_i16_SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/SLICE_465_K1_H1 
         , \mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_217_i16/SLICE_465_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/SLICE_465_K1_H1 ));
  lut40050 \mcu/PrioSelect_217_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_217_i16/SLICE_465_K0K1MUX ( 
    .D0(\mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_217_i16/SLICE_465/mcu/PrioSelect_217_i16/SLICE_465_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18417_SLICE_466 ( input C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   GNDI, \mcu/i18417/SLICE_466/mcu/i18417/SLICE_466_K1_H1 , 
         \mcu/i18417/SLICE_466/mcu/i18417/GATE_H0 ;

  lut40098 \mcu/i18417/SLICE_466_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i18417/SLICE_466/mcu/i18417/SLICE_466_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \mcu/i18417/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18417/SLICE_466/mcu/i18417/GATE_H0 ));
  selmux2 \mcu/i18417/SLICE_466_K0K1MUX ( 
    .D0(\mcu/i18417/SLICE_466/mcu/i18417/GATE_H0 ), 
    .D1(\mcu/i18417/SLICE_466/mcu/i18417/SLICE_466_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h02B3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_213_i16_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/SLICE_467_K1_H1 
         , \mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_213_i16/SLICE_467_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/SLICE_467_K1_H1 ));
  lut40050 \mcu/PrioSelect_213_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_213_i16/SLICE_467_K0K1MUX ( 
    .D0(\mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_213_i16/SLICE_467/mcu/PrioSelect_213_i16/SLICE_467_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_209_i16_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/SLICE_468_K1_H1 
         , \mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/GATE_H0 ;

  lut40051 \mcu/PrioSelect_209_i16/SLICE_468_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/SLICE_468_K1_H1 ));
  lut40050 \mcu/PrioSelect_209_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_209_i16/SLICE_468_K0K1MUX ( 
    .D0(\mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_209_i16/SLICE_468/mcu/PrioSelect_209_i16/SLICE_468_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18085_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mcu/i18085/SLICE_469/mcu/i18085/SLICE_469_K1_H1 , 
         \mcu/i18085/SLICE_469/mcu/i18085/GATE_H0 ;

  lut40100 \mcu/i18085/SLICE_469_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18085/SLICE_469/mcu/i18085/SLICE_469_K1_H1 ));
  lut40101 \mcu/i18085/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18085/SLICE_469/mcu/i18085/GATE_H0 ));
  selmux2 \mcu/i18085/SLICE_469_K0K1MUX ( 
    .D0(\mcu/i18085/SLICE_469/mcu/i18085/GATE_H0 ), 
    .D1(\mcu/i18085/SLICE_469/mcu/i18085/SLICE_469_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_189_i16_SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/SLICE_470_K1_H1 
         , \mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_189_i16/SLICE_470_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/SLICE_470_K1_H1 ));
  lut40051 \mcu/PrioSelect_189_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_189_i16/SLICE_470_K0K1MUX ( 
    .D0(\mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_189_i16/SLICE_470/mcu/PrioSelect_189_i16/SLICE_470_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_185_i16_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/SLICE_471_K1_H1 
         , \mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_185_i16/SLICE_471_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/SLICE_471_K1_H1 ));
  lut40051 \mcu/PrioSelect_185_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_185_i16/SLICE_471_K0K1MUX ( 
    .D0(\mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_185_i16/SLICE_471/mcu/PrioSelect_185_i16/SLICE_471_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_181_i16_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/SLICE_472_K1_H1 
         , \mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_181_i16/SLICE_472_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/SLICE_472_K1_H1 ));
  lut40051 \mcu/PrioSelect_181_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_181_i16/SLICE_472_K0K1MUX ( 
    .D0(\mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_181_i16/SLICE_472/mcu/PrioSelect_181_i16/SLICE_472_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_177_i16_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/SLICE_473_K1_H1 
         , \mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_177_i16/SLICE_473_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/SLICE_473_K1_H1 ));
  lut40051 \mcu/PrioSelect_177_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_177_i16/SLICE_473_K0K1MUX ( 
    .D0(\mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_177_i16/SLICE_473/mcu/PrioSelect_177_i16/SLICE_473_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_157_i16_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/SLICE_474_K1_H1 
         , \mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_157_i16/SLICE_474_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/SLICE_474_K1_H1 ));
  lut40051 \mcu/PrioSelect_157_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_157_i16/SLICE_474_K0K1MUX ( 
    .D0(\mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_157_i16/SLICE_474/mcu/PrioSelect_157_i16/SLICE_474_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_153_i16_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/SLICE_475_K1_H1 
         , \mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_153_i16/SLICE_475_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/SLICE_475_K1_H1 ));
  lut40051 \mcu/PrioSelect_153_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_153_i16/SLICE_475_K0K1MUX ( 
    .D0(\mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_153_i16/SLICE_475/mcu/PrioSelect_153_i16/SLICE_475_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_149_i16_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/SLICE_476_K1_H1 
         , \mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_149_i16/SLICE_476_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/SLICE_476_K1_H1 ));
  lut40051 \mcu/PrioSelect_149_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_149_i16/SLICE_476_K0K1MUX ( 
    .D0(\mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_149_i16/SLICE_476/mcu/PrioSelect_149_i16/SLICE_476_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_145_i16_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/SLICE_477_K1_H1 
         , \mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_145_i16/SLICE_477_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/SLICE_477_K1_H1 ));
  lut40051 \mcu/PrioSelect_145_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_145_i16/SLICE_477_K0K1MUX ( 
    .D0(\mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_145_i16/SLICE_477/mcu/PrioSelect_145_i16/SLICE_477_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_125_i16_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/SLICE_478_K1_H1 
         , \mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_125_i16/SLICE_478_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/SLICE_478_K1_H1 ));
  lut40051 \mcu/PrioSelect_125_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_125_i16/SLICE_478_K0K1MUX ( 
    .D0(\mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_125_i16/SLICE_478/mcu/PrioSelect_125_i16/SLICE_478_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_121_i16_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/SLICE_479_K1_H1 
         , \mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_121_i16/SLICE_479_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/SLICE_479_K1_H1 ));
  lut40051 \mcu/PrioSelect_121_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_121_i16/SLICE_479_K0K1MUX ( 
    .D0(\mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_121_i16/SLICE_479/mcu/PrioSelect_121_i16/SLICE_479_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_117_i16_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/SLICE_480_K1_H1 
         , \mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_117_i16/SLICE_480_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/SLICE_480_K1_H1 ));
  lut40051 \mcu/PrioSelect_117_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_117_i16/SLICE_480_K0K1MUX ( 
    .D0(\mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_117_i16/SLICE_480/mcu/PrioSelect_117_i16/SLICE_480_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_113_i16_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/SLICE_481_K1_H1 
         , \mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/GATE_H0 ;

  lut40050 \mcu/PrioSelect_113_i16/SLICE_481_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/SLICE_481_K1_H1 ));
  lut40051 \mcu/PrioSelect_113_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_113_i16/SLICE_481_K0K1MUX ( 
    .D0(\mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_113_i16/SLICE_481/mcu/PrioSelect_113_i16/SLICE_481_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_93_i16_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/SLICE_482_K1_H1 , 
         \mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_93_i16/SLICE_482_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/SLICE_482_K1_H1 ));
  lut40086 \mcu/PrioSelect_93_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_93_i16/SLICE_482_K0K1MUX ( 
    .D0(\mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_93_i16/SLICE_482/mcu/PrioSelect_93_i16/SLICE_482_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18415_SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mcu/i18415/SLICE_483/mcu/i18415/SLICE_483_K1_H1 , 
         \mcu/i18415/SLICE_483/mcu/i18415/GATE_H0 ;

  lut40102 \mcu/i18415/SLICE_483_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18415/SLICE_483/mcu/i18415/SLICE_483_K1_H1 ));
  lut40103 \mcu/i18415/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18415/SLICE_483/mcu/i18415/GATE_H0 ));
  selmux2 \mcu/i18415/SLICE_483_K0K1MUX ( 
    .D0(\mcu/i18415/SLICE_483/mcu/i18415/GATE_H0 ), 
    .D1(\mcu/i18415/SLICE_483/mcu/i18415/SLICE_483_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_89_i16_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/SLICE_484_K1_H1 , 
         \mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_89_i16/SLICE_484_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/SLICE_484_K1_H1 ));
  lut40086 \mcu/PrioSelect_89_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_89_i16/SLICE_484_K0K1MUX ( 
    .D0(\mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_89_i16/SLICE_484/mcu/PrioSelect_89_i16/SLICE_484_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_85_i16_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/SLICE_485_K1_H1 , 
         \mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_85_i16/SLICE_485_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/SLICE_485_K1_H1 ));
  lut40086 \mcu/PrioSelect_85_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_85_i16/SLICE_485_K0K1MUX ( 
    .D0(\mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_85_i16/SLICE_485/mcu/PrioSelect_85_i16/SLICE_485_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_81_i16_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/SLICE_486_K1_H1 , 
         \mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/GATE_H0 ;

  lut40086 \mcu/PrioSelect_81_i16/SLICE_486_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/SLICE_486_K1_H1 ));
  lut40086 \mcu/PrioSelect_81_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_81_i16/SLICE_486_K0K1MUX ( 
    .D0(\mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_81_i16/SLICE_486/mcu/PrioSelect_81_i16/SLICE_486_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i105_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i105/SLICE_487/mcu/i105/SLICE_487_K1_H1 , 
         \mcu/i105/SLICE_487/mcu/i105/GATE_H0 ;

  lut40104 \mcu/i105/SLICE_487_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i105/SLICE_487/mcu/i105/SLICE_487_K1_H1 ));
  lut40105 \mcu/i105/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i105/SLICE_487/mcu/i105/GATE_H0 ));
  selmux2 \mcu/i105/SLICE_487_K0K1MUX ( 
    .D0(\mcu/i105/SLICE_487/mcu/i105/GATE_H0 ), 
    .D1(\mcu/i105/SLICE_487/mcu/i105/SLICE_487_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i16414_SLICE_488 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16414/SLICE_488/mcu/i16414/SLICE_488_K1_H1 , 
         \mcu/i16414/SLICE_488/mcu/i16414/GATE_H0 ;

  lut40032 \mcu/i16414/SLICE_488_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16414/SLICE_488/mcu/i16414/SLICE_488_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16414/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16414/SLICE_488/mcu/i16414/GATE_H0 ));
  selmux2 \mcu/i16414/SLICE_488_K0K1MUX ( 
    .D0(\mcu/i16414/SLICE_488/mcu/i16414/GATE_H0 ), 
    .D1(\mcu/i16414/SLICE_488/mcu/i16414/SLICE_488_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16415_SLICE_489 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16415/SLICE_489/mcu/i16415/SLICE_489_K1_H1 , 
         \mcu/i16415/SLICE_489/mcu/i16415/GATE_H0 ;

  lut40032 \mcu/i16415/SLICE_489_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16415/SLICE_489/mcu/i16415/SLICE_489_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16415/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16415/SLICE_489/mcu/i16415/GATE_H0 ));
  selmux2 \mcu/i16415/SLICE_489_K0K1MUX ( 
    .D0(\mcu/i16415/SLICE_489/mcu/i16415/GATE_H0 ), 
    .D1(\mcu/i16415/SLICE_489/mcu/i16415/SLICE_489_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16415/SLICE_489_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16416_SLICE_490 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16416/SLICE_490/mcu/i16416/SLICE_490_K1_H1 , 
         \mcu/i16416/SLICE_490/mcu/i16416/GATE_H0 ;

  lut40032 \mcu/i16416/SLICE_490_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16416/SLICE_490/mcu/i16416/SLICE_490_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16416/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16416/SLICE_490/mcu/i16416/GATE_H0 ));
  selmux2 \mcu/i16416/SLICE_490_K0K1MUX ( 
    .D0(\mcu/i16416/SLICE_490/mcu/i16416/GATE_H0 ), 
    .D1(\mcu/i16416/SLICE_490/mcu/i16416/SLICE_490_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16417_SLICE_491 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16417/SLICE_491/mcu/i16417/SLICE_491_K1_H1 , 
         \mcu/i16417/SLICE_491/mcu/i16417/GATE_H0 ;

  lut40032 \mcu/i16417/SLICE_491_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16417/SLICE_491/mcu/i16417/SLICE_491_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16417/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16417/SLICE_491/mcu/i16417/GATE_H0 ));
  selmux2 \mcu/i16417/SLICE_491_K0K1MUX ( 
    .D0(\mcu/i16417/SLICE_491/mcu/i16417/GATE_H0 ), 
    .D1(\mcu/i16417/SLICE_491/mcu/i16417/SLICE_491_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16417/SLICE_491_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16429_SLICE_492 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16429/SLICE_492/mcu/i16429/SLICE_492_K1_H1 , 
         \mcu/i16429/SLICE_492/mcu/i16429/GATE_H0 ;

  lut40032 \mcu/i16429/SLICE_492_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16429/SLICE_492/mcu/i16429/SLICE_492_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16429/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16429/SLICE_492/mcu/i16429/GATE_H0 ));
  selmux2 \mcu/i16429/SLICE_492_K0K1MUX ( 
    .D0(\mcu/i16429/SLICE_492/mcu/i16429/GATE_H0 ), 
    .D1(\mcu/i16429/SLICE_492/mcu/i16429/SLICE_492_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16430_SLICE_493 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16430/SLICE_493/mcu/i16430/SLICE_493_K1_H1 , 
         \mcu/i16430/SLICE_493/mcu/i16430/GATE_H0 ;

  lut40032 \mcu/i16430/SLICE_493_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16430/SLICE_493/mcu/i16430/SLICE_493_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16430/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16430/SLICE_493/mcu/i16430/GATE_H0 ));
  selmux2 \mcu/i16430/SLICE_493_K0K1MUX ( 
    .D0(\mcu/i16430/SLICE_493/mcu/i16430/GATE_H0 ), 
    .D1(\mcu/i16430/SLICE_493/mcu/i16430/SLICE_493_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16430/SLICE_493_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16431_SLICE_494 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16431/SLICE_494/mcu/i16431/SLICE_494_K1_H1 , 
         \mcu/i16431/SLICE_494/mcu/i16431/GATE_H0 ;

  lut40032 \mcu/i16431/SLICE_494_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16431/SLICE_494/mcu/i16431/SLICE_494_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16431/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16431/SLICE_494/mcu/i16431/GATE_H0 ));
  selmux2 \mcu/i16431/SLICE_494_K0K1MUX ( 
    .D0(\mcu/i16431/SLICE_494/mcu/i16431/GATE_H0 ), 
    .D1(\mcu/i16431/SLICE_494/mcu/i16431/SLICE_494_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16432_SLICE_495 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16432/SLICE_495/mcu/i16432/SLICE_495_K1_H1 , 
         \mcu/i16432/SLICE_495/mcu/i16432/GATE_H0 ;

  lut40032 \mcu/i16432/SLICE_495_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16432/SLICE_495/mcu/i16432/SLICE_495_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16432/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16432/SLICE_495/mcu/i16432/GATE_H0 ));
  selmux2 \mcu/i16432/SLICE_495_K0K1MUX ( 
    .D0(\mcu/i16432/SLICE_495/mcu/i16432/GATE_H0 ), 
    .D1(\mcu/i16432/SLICE_495/mcu/i16432/SLICE_495_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16432/SLICE_495_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16444_SLICE_496 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16444/SLICE_496/mcu/i16444/SLICE_496_K1_H1 , 
         \mcu/i16444/SLICE_496/mcu/i16444/GATE_H0 ;

  lut40032 \mcu/i16444/SLICE_496_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16444/SLICE_496/mcu/i16444/SLICE_496_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16444/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16444/SLICE_496/mcu/i16444/GATE_H0 ));
  selmux2 \mcu/i16444/SLICE_496_K0K1MUX ( 
    .D0(\mcu/i16444/SLICE_496/mcu/i16444/GATE_H0 ), 
    .D1(\mcu/i16444/SLICE_496/mcu/i16444/SLICE_496_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16445_SLICE_497 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16445/SLICE_497/mcu/i16445/SLICE_497_K1_H1 , 
         \mcu/i16445/SLICE_497/mcu/i16445/GATE_H0 ;

  lut40032 \mcu/i16445/SLICE_497_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16445/SLICE_497/mcu/i16445/SLICE_497_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16445/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16445/SLICE_497/mcu/i16445/GATE_H0 ));
  selmux2 \mcu/i16445/SLICE_497_K0K1MUX ( 
    .D0(\mcu/i16445/SLICE_497/mcu/i16445/GATE_H0 ), 
    .D1(\mcu/i16445/SLICE_497/mcu/i16445/SLICE_497_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16445/SLICE_497_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16446_SLICE_498 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16446/SLICE_498/mcu/i16446/SLICE_498_K1_H1 , 
         \mcu/i16446/SLICE_498/mcu/i16446/GATE_H0 ;

  lut40032 \mcu/i16446/SLICE_498_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16446/SLICE_498/mcu/i16446/SLICE_498_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16446/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16446/SLICE_498/mcu/i16446/GATE_H0 ));
  selmux2 \mcu/i16446/SLICE_498_K0K1MUX ( 
    .D0(\mcu/i16446/SLICE_498/mcu/i16446/GATE_H0 ), 
    .D1(\mcu/i16446/SLICE_498/mcu/i16446/SLICE_498_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16447_SLICE_499 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16447/SLICE_499/mcu/i16447/SLICE_499_K1_H1 , 
         \mcu/i16447/SLICE_499/mcu/i16447/GATE_H0 ;

  lut40032 \mcu/i16447/SLICE_499_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16447/SLICE_499/mcu/i16447/SLICE_499_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16447/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16447/SLICE_499/mcu/i16447/GATE_H0 ));
  selmux2 \mcu/i16447/SLICE_499_K0K1MUX ( 
    .D0(\mcu/i16447/SLICE_499/mcu/i16447/GATE_H0 ), 
    .D1(\mcu/i16447/SLICE_499/mcu/i16447/SLICE_499_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16447/SLICE_499_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_557_i13_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/SLICE_500_K1_H1 
         , \mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_557_i13/SLICE_500_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/SLICE_500_K1_H1 ));
  lut40106 \mcu/PrioSelect_557_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_557_i13/SLICE_500_K0K1MUX ( 
    .D0(\mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_557_i13/SLICE_500/mcu/PrioSelect_557_i13/SLICE_500_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i16459_SLICE_501 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16459/SLICE_501/mcu/i16459/SLICE_501_K1_H1 , 
         \mcu/i16459/SLICE_501/mcu/i16459/GATE_H0 ;

  lut40032 \mcu/i16459/SLICE_501_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16459/SLICE_501/mcu/i16459/SLICE_501_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16459/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16459/SLICE_501/mcu/i16459/GATE_H0 ));
  selmux2 \mcu/i16459/SLICE_501_K0K1MUX ( 
    .D0(\mcu/i16459/SLICE_501/mcu/i16459/GATE_H0 ), 
    .D1(\mcu/i16459/SLICE_501/mcu/i16459/SLICE_501_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16460_SLICE_502 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16460/SLICE_502/mcu/i16460/SLICE_502_K1_H1 , 
         \mcu/i16460/SLICE_502/mcu/i16460/GATE_H0 ;

  lut40032 \mcu/i16460/SLICE_502_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16460/SLICE_502/mcu/i16460/SLICE_502_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16460/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16460/SLICE_502/mcu/i16460/GATE_H0 ));
  selmux2 \mcu/i16460/SLICE_502_K0K1MUX ( 
    .D0(\mcu/i16460/SLICE_502/mcu/i16460/GATE_H0 ), 
    .D1(\mcu/i16460/SLICE_502/mcu/i16460/SLICE_502_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16460/SLICE_502_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_525_i13_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/SLICE_503_K1_H1 
         , \mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_525_i13/SLICE_503_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/SLICE_503_K1_H1 ));
  lut40106 \mcu/PrioSelect_525_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_525_i13/SLICE_503_K0K1MUX ( 
    .D0(\mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_525_i13/SLICE_503/mcu/PrioSelect_525_i13/SLICE_503_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16461_SLICE_504 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16461/SLICE_504/mcu/i16461/SLICE_504_K1_H1 , 
         \mcu/i16461/SLICE_504/mcu/i16461/GATE_H0 ;

  lut40032 \mcu/i16461/SLICE_504_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16461/SLICE_504/mcu/i16461/SLICE_504_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16461/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16461/SLICE_504/mcu/i16461/GATE_H0 ));
  selmux2 \mcu/i16461/SLICE_504_K0K1MUX ( 
    .D0(\mcu/i16461/SLICE_504/mcu/i16461/GATE_H0 ), 
    .D1(\mcu/i16461/SLICE_504/mcu/i16461/SLICE_504_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16462_SLICE_505 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16462/SLICE_505/mcu/i16462/SLICE_505_K1_H1 , 
         \mcu/i16462/SLICE_505/mcu/i16462/GATE_H0 ;

  lut40032 \mcu/i16462/SLICE_505_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16462/SLICE_505/mcu/i16462/SLICE_505_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16462/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16462/SLICE_505/mcu/i16462/GATE_H0 ));
  selmux2 \mcu/i16462/SLICE_505_K0K1MUX ( 
    .D0(\mcu/i16462/SLICE_505/mcu/i16462/GATE_H0 ), 
    .D1(\mcu/i16462/SLICE_505/mcu/i16462/SLICE_505_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16462/SLICE_505_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_493_i13_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/SLICE_506_K1_H1 
         , \mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_493_i13/SLICE_506_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/SLICE_506_K1_H1 ));
  lut40106 \mcu/PrioSelect_493_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_493_i13/SLICE_506_K0K1MUX ( 
    .D0(\mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_493_i13/SLICE_506/mcu/PrioSelect_493_i13/SLICE_506_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_489_i13_SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/SLICE_507_K1_H1 
         , \mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_489_i13/SLICE_507_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/SLICE_507_K1_H1 ));
  lut40079 \mcu/PrioSelect_489_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_489_i13/SLICE_507_K0K1MUX ( 
    .D0(\mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_489_i13/SLICE_507/mcu/PrioSelect_489_i13/SLICE_507_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16474_SLICE_508 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16474/SLICE_508/mcu/i16474/SLICE_508_K1_H1 , 
         \mcu/i16474/SLICE_508/mcu/i16474/GATE_H0 ;

  lut40032 \mcu/i16474/SLICE_508_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16474/SLICE_508/mcu/i16474/SLICE_508_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16474/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16474/SLICE_508/mcu/i16474/GATE_H0 ));
  selmux2 \mcu/i16474/SLICE_508_K0K1MUX ( 
    .D0(\mcu/i16474/SLICE_508/mcu/i16474/GATE_H0 ), 
    .D1(\mcu/i16474/SLICE_508/mcu/i16474/SLICE_508_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_461_i13_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/SLICE_509_K1_H1 
         , \mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_461_i13/SLICE_509_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/SLICE_509_K1_H1 ));
  lut40106 \mcu/PrioSelect_461_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_461_i13/SLICE_509_K0K1MUX ( 
    .D0(\mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_461_i13/SLICE_509/mcu/PrioSelect_461_i13/SLICE_509_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16475_SLICE_510 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16475/SLICE_510/mcu/i16475/SLICE_510_K1_H1 , 
         \mcu/i16475/SLICE_510/mcu/i16475/GATE_H0 ;

  lut40032 \mcu/i16475/SLICE_510_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16475/SLICE_510/mcu/i16475/SLICE_510_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16475/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16475/SLICE_510/mcu/i16475/GATE_H0 ));
  selmux2 \mcu/i16475/SLICE_510_K0K1MUX ( 
    .D0(\mcu/i16475/SLICE_510/mcu/i16475/GATE_H0 ), 
    .D1(\mcu/i16475/SLICE_510/mcu/i16475/SLICE_510_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16475/SLICE_510_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16476_SLICE_511 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16476/SLICE_511/mcu/i16476/SLICE_511_K1_H1 , 
         \mcu/i16476/SLICE_511/mcu/i16476/GATE_H0 ;

  lut40032 \mcu/i16476/SLICE_511_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16476/SLICE_511/mcu/i16476/SLICE_511_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16476/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16476/SLICE_511/mcu/i16476/GATE_H0 ));
  selmux2 \mcu/i16476/SLICE_511_K0K1MUX ( 
    .D0(\mcu/i16476/SLICE_511/mcu/i16476/GATE_H0 ), 
    .D1(\mcu/i16476/SLICE_511/mcu/i16476/SLICE_511_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18413_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mcu/i18413/SLICE_512/mcu/i18413/SLICE_512_K1_H1 , 
         \mcu/i18413/SLICE_512/mcu/i18413/GATE_H0 ;

  lut40107 \mcu/i18413/SLICE_512_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18413/SLICE_512/mcu/i18413/SLICE_512_K1_H1 ));
  lut40108 \mcu/i18413/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18413/SLICE_512/mcu/i18413/GATE_H0 ));
  selmux2 \mcu/i18413/SLICE_512_K0K1MUX ( 
    .D0(\mcu/i18413/SLICE_512/mcu/i18413/GATE_H0 ), 
    .D1(\mcu/i18413/SLICE_512/mcu/i18413/SLICE_512_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_429_i13_SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/SLICE_513_K1_H1 
         , \mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_429_i13/SLICE_513_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/SLICE_513_K1_H1 ));
  lut40106 \mcu/PrioSelect_429_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_429_i13/SLICE_513_K0K1MUX ( 
    .D0(\mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_429_i13/SLICE_513/mcu/PrioSelect_429_i13/SLICE_513_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_425_i13_SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/SLICE_514_K1_H1 
         , \mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_425_i13/SLICE_514_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/SLICE_514_K1_H1 ));
  lut40079 \mcu/PrioSelect_425_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_425_i13/SLICE_514_K0K1MUX ( 
    .D0(\mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_425_i13/SLICE_514/mcu/PrioSelect_425_i13/SLICE_514_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_397_i13_SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/SLICE_515_K1_H1 
         , \mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_397_i13/SLICE_515_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/SLICE_515_K1_H1 ));
  lut40106 \mcu/PrioSelect_397_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_397_i13/SLICE_515_K0K1MUX ( 
    .D0(\mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_397_i13/SLICE_515/mcu/PrioSelect_397_i13/SLICE_515_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16477_SLICE_516 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16477/SLICE_516/mcu/i16477/SLICE_516_K1_H1 , 
         \mcu/i16477/SLICE_516/mcu/i16477/GATE_H0 ;

  lut40032 \mcu/i16477/SLICE_516_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16477/SLICE_516/mcu/i16477/SLICE_516_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16477/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16477/SLICE_516/mcu/i16477/GATE_H0 ));
  selmux2 \mcu/i16477/SLICE_516_K0K1MUX ( 
    .D0(\mcu/i16477/SLICE_516/mcu/i16477/GATE_H0 ), 
    .D1(\mcu/i16477/SLICE_516/mcu/i16477/SLICE_516_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16477/SLICE_516_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16489_SLICE_517 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16489/SLICE_517/mcu/i16489/SLICE_517_K1_H1 , 
         \mcu/i16489/SLICE_517/mcu/i16489/GATE_H0 ;

  lut40032 \mcu/i16489/SLICE_517_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16489/SLICE_517/mcu/i16489/SLICE_517_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16489/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16489/SLICE_517/mcu/i16489/GATE_H0 ));
  selmux2 \mcu/i16489/SLICE_517_K0K1MUX ( 
    .D0(\mcu/i16489/SLICE_517/mcu/i16489/GATE_H0 ), 
    .D1(\mcu/i16489/SLICE_517/mcu/i16489/SLICE_517_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16490_SLICE_518 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16490/SLICE_518/mcu/i16490/SLICE_518_K1_H1 , 
         \mcu/i16490/SLICE_518/mcu/i16490/GATE_H0 ;

  lut40032 \mcu/i16490/SLICE_518_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16490/SLICE_518/mcu/i16490/SLICE_518_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16490/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16490/SLICE_518/mcu/i16490/GATE_H0 ));
  selmux2 \mcu/i16490/SLICE_518_K0K1MUX ( 
    .D0(\mcu/i16490/SLICE_518/mcu/i16490/GATE_H0 ), 
    .D1(\mcu/i16490/SLICE_518/mcu/i16490/SLICE_518_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16490/SLICE_518_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16491_SLICE_519 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16491/SLICE_519/mcu/i16491/SLICE_519_K1_H1 , 
         \mcu/i16491/SLICE_519/mcu/i16491/GATE_H0 ;

  lut40032 \mcu/i16491/SLICE_519_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16491/SLICE_519/mcu/i16491/SLICE_519_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16491/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16491/SLICE_519/mcu/i16491/GATE_H0 ));
  selmux2 \mcu/i16491/SLICE_519_K0K1MUX ( 
    .D0(\mcu/i16491/SLICE_519/mcu/i16491/GATE_H0 ), 
    .D1(\mcu/i16491/SLICE_519/mcu/i16491/SLICE_519_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_365_i13_SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/SLICE_520_K1_H1 
         , \mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_365_i13/SLICE_520_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/SLICE_520_K1_H1 ));
  lut40106 \mcu/PrioSelect_365_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_365_i13/SLICE_520_K0K1MUX ( 
    .D0(\mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_365_i13/SLICE_520/mcu/PrioSelect_365_i13/SLICE_520_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16492_SLICE_521 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16492/SLICE_521/mcu/i16492/SLICE_521_K1_H1 , 
         \mcu/i16492/SLICE_521/mcu/i16492/GATE_H0 ;

  lut40032 \mcu/i16492/SLICE_521_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16492/SLICE_521/mcu/i16492/SLICE_521_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16492/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16492/SLICE_521/mcu/i16492/GATE_H0 ));
  selmux2 \mcu/i16492/SLICE_521_K0K1MUX ( 
    .D0(\mcu/i16492/SLICE_521/mcu/i16492/GATE_H0 ), 
    .D1(\mcu/i16492/SLICE_521/mcu/i16492/SLICE_521_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16492/SLICE_521_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16504_SLICE_522 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16504/SLICE_522/mcu/i16504/SLICE_522_K1_H1 , 
         \mcu/i16504/SLICE_522/mcu/i16504/GATE_H0 ;

  lut40032 \mcu/i16504/SLICE_522_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16504/SLICE_522/mcu/i16504/SLICE_522_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16504/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16504/SLICE_522/mcu/i16504/GATE_H0 ));
  selmux2 \mcu/i16504/SLICE_522_K0K1MUX ( 
    .D0(\mcu/i16504/SLICE_522/mcu/i16504/GATE_H0 ), 
    .D1(\mcu/i16504/SLICE_522/mcu/i16504/SLICE_522_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16505_SLICE_523 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16505/SLICE_523/mcu/i16505/SLICE_523_K1_H1 , 
         \mcu/i16505/SLICE_523/mcu/i16505/GATE_H0 ;

  lut40032 \mcu/i16505/SLICE_523_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16505/SLICE_523/mcu/i16505/SLICE_523_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16505/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16505/SLICE_523/mcu/i16505/GATE_H0 ));
  selmux2 \mcu/i16505/SLICE_523_K0K1MUX ( 
    .D0(\mcu/i16505/SLICE_523/mcu/i16505/GATE_H0 ), 
    .D1(\mcu/i16505/SLICE_523/mcu/i16505/SLICE_523_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16505/SLICE_523_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_361_i13_SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/SLICE_524_K1_H1 
         , \mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_361_i13/SLICE_524_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/SLICE_524_K1_H1 ));
  lut40079 \mcu/PrioSelect_361_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_361_i13/SLICE_524_K0K1MUX ( 
    .D0(\mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_361_i13/SLICE_524/mcu/PrioSelect_361_i13/SLICE_524_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16506_SLICE_525 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16506/SLICE_525/mcu/i16506/SLICE_525_K1_H1 , 
         \mcu/i16506/SLICE_525/mcu/i16506/GATE_H0 ;

  lut40032 \mcu/i16506/SLICE_525_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16506/SLICE_525/mcu/i16506/SLICE_525_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16506/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16506/SLICE_525/mcu/i16506/GATE_H0 ));
  selmux2 \mcu/i16506/SLICE_525_K0K1MUX ( 
    .D0(\mcu/i16506/SLICE_525/mcu/i16506/GATE_H0 ), 
    .D1(\mcu/i16506/SLICE_525/mcu/i16506/SLICE_525_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16507_SLICE_526 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16507/SLICE_526/mcu/i16507/SLICE_526_K1_H1 , 
         \mcu/i16507/SLICE_526/mcu/i16507/GATE_H0 ;

  lut40032 \mcu/i16507/SLICE_526_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16507/SLICE_526/mcu/i16507/SLICE_526_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16507/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16507/SLICE_526/mcu/i16507/GATE_H0 ));
  selmux2 \mcu/i16507/SLICE_526_K0K1MUX ( 
    .D0(\mcu/i16507/SLICE_526/mcu/i16507/GATE_H0 ), 
    .D1(\mcu/i16507/SLICE_526/mcu/i16507/SLICE_526_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16507/SLICE_526_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16515_SLICE_527 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16515/SLICE_527/mcu/i16515/SLICE_527_K1_H1 , 
         \mcu/i16515/SLICE_527/mcu/i16515/GATE_H0 ;

  lut40032 \mcu/i16515/SLICE_527_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16515/SLICE_527/mcu/i16515/SLICE_527_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16515/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16515/SLICE_527/mcu/i16515/GATE_H0 ));
  selmux2 \mcu/i16515/SLICE_527_K0K1MUX ( 
    .D0(\mcu/i16515/SLICE_527/mcu/i16515/GATE_H0 ), 
    .D1(\mcu/i16515/SLICE_527/mcu/i16515/SLICE_527_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_333_i13_SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/SLICE_528_K1_H1 
         , \mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_333_i13/SLICE_528_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/SLICE_528_K1_H1 ));
  lut40106 \mcu/PrioSelect_333_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_333_i13/SLICE_528_K0K1MUX ( 
    .D0(\mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_333_i13/SLICE_528/mcu/PrioSelect_333_i13/SLICE_528_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16516_SLICE_529 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16516/SLICE_529/mcu/i16516/SLICE_529_K1_H1 , 
         \mcu/i16516/SLICE_529/mcu/i16516/GATE_H0 ;

  lut40032 \mcu/i16516/SLICE_529_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16516/SLICE_529/mcu/i16516/SLICE_529_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16516/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16516/SLICE_529/mcu/i16516/GATE_H0 ));
  selmux2 \mcu/i16516/SLICE_529_K0K1MUX ( 
    .D0(\mcu/i16516/SLICE_529/mcu/i16516/GATE_H0 ), 
    .D1(\mcu/i16516/SLICE_529/mcu/i16516/SLICE_529_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16516/SLICE_529_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_301_i13_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/SLICE_530_K1_H1 
         , \mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_301_i13/SLICE_530_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/SLICE_530_K1_H1 ));
  lut40106 \mcu/PrioSelect_301_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_301_i13/SLICE_530_K0K1MUX ( 
    .D0(\mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_301_i13/SLICE_530/mcu/PrioSelect_301_i13/SLICE_530_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16522_SLICE_531 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16522/SLICE_531/mcu/i16522/SLICE_531_K1_H1 , 
         \mcu/i16522/SLICE_531/mcu/i16522/GATE_H0 ;

  lut40032 \mcu/i16522/SLICE_531_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16522/SLICE_531/mcu/i16522/SLICE_531_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16522/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16522/SLICE_531/mcu/i16522/GATE_H0 ));
  selmux2 \mcu/i16522/SLICE_531_K0K1MUX ( 
    .D0(\mcu/i16522/SLICE_531/mcu/i16522/GATE_H0 ), 
    .D1(\mcu/i16522/SLICE_531/mcu/i16522/SLICE_531_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16523_SLICE_532 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16523/SLICE_532/mcu/i16523/SLICE_532_K1_H1 , 
         \mcu/i16523/SLICE_532/mcu/i16523/GATE_H0 ;

  lut40032 \mcu/i16523/SLICE_532_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16523/SLICE_532/mcu/i16523/SLICE_532_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16523/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16523/SLICE_532/mcu/i16523/GATE_H0 ));
  selmux2 \mcu/i16523/SLICE_532_K0K1MUX ( 
    .D0(\mcu/i16523/SLICE_532/mcu/i16523/GATE_H0 ), 
    .D1(\mcu/i16523/SLICE_532/mcu/i16523/SLICE_532_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16523/SLICE_532_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_297_i13_SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/SLICE_533_K1_H1 
         , \mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_297_i13/SLICE_533_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/SLICE_533_K1_H1 ));
  lut40079 \mcu/PrioSelect_297_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_297_i13/SLICE_533_K0K1MUX ( 
    .D0(\mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_297_i13/SLICE_533/mcu/PrioSelect_297_i13/SLICE_533_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16529_SLICE_534 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16529/SLICE_534/mcu/i16529/SLICE_534_K1_H1 , 
         \mcu/i16529/SLICE_534/mcu/i16529/GATE_H0 ;

  lut40032 \mcu/i16529/SLICE_534_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16529/SLICE_534/mcu/i16529/SLICE_534_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16529/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16529/SLICE_534/mcu/i16529/GATE_H0 ));
  selmux2 \mcu/i16529/SLICE_534_K0K1MUX ( 
    .D0(\mcu/i16529/SLICE_534/mcu/i16529/GATE_H0 ), 
    .D1(\mcu/i16529/SLICE_534/mcu/i16529/SLICE_534_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16530_SLICE_535 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16530/SLICE_535/mcu/i16530/SLICE_535_K1_H1 , 
         \mcu/i16530/SLICE_535/mcu/i16530/GATE_H0 ;

  lut40032 \mcu/i16530/SLICE_535_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16530/SLICE_535/mcu/i16530/SLICE_535_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16530/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16530/SLICE_535/mcu/i16530/GATE_H0 ));
  selmux2 \mcu/i16530/SLICE_535_K0K1MUX ( 
    .D0(\mcu/i16530/SLICE_535/mcu/i16530/GATE_H0 ), 
    .D1(\mcu/i16530/SLICE_535/mcu/i16530/SLICE_535_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16530/SLICE_535_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_269_i13_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/SLICE_536_K1_H1 
         , \mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_269_i13/SLICE_536_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/SLICE_536_K1_H1 ));
  lut40106 \mcu/PrioSelect_269_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_269_i13/SLICE_536_K0K1MUX ( 
    .D0(\mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_269_i13/SLICE_536/mcu/PrioSelect_269_i13/SLICE_536_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16536_SLICE_537 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16536/SLICE_537/mcu/i16536/SLICE_537_K1_H1 , 
         \mcu/i16536/SLICE_537/mcu/i16536/GATE_H0 ;

  lut40032 \mcu/i16536/SLICE_537_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16536/SLICE_537/mcu/i16536/SLICE_537_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16536/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16536/SLICE_537/mcu/i16536/GATE_H0 ));
  selmux2 \mcu/i16536/SLICE_537_K0K1MUX ( 
    .D0(\mcu/i16536/SLICE_537/mcu/i16536/GATE_H0 ), 
    .D1(\mcu/i16536/SLICE_537/mcu/i16536/SLICE_537_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16537_SLICE_538 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16537/SLICE_538/mcu/i16537/SLICE_538_K1_H1 , 
         \mcu/i16537/SLICE_538/mcu/i16537/GATE_H0 ;

  lut40032 \mcu/i16537/SLICE_538_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16537/SLICE_538/mcu/i16537/SLICE_538_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16537/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16537/SLICE_538/mcu/i16537/GATE_H0 ));
  selmux2 \mcu/i16537/SLICE_538_K0K1MUX ( 
    .D0(\mcu/i16537/SLICE_538/mcu/i16537/GATE_H0 ), 
    .D1(\mcu/i16537/SLICE_538/mcu/i16537/SLICE_538_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16537/SLICE_538_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_237_i13_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/SLICE_539_K1_H1 
         , \mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_237_i13/SLICE_539_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/SLICE_539_K1_H1 ));
  lut40106 \mcu/PrioSelect_237_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_237_i13/SLICE_539_K0K1MUX ( 
    .D0(\mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_237_i13/SLICE_539/mcu/PrioSelect_237_i13/SLICE_539_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16543_SLICE_540 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16543/SLICE_540/mcu/i16543/SLICE_540_K1_H1 , 
         \mcu/i16543/SLICE_540/mcu/i16543/GATE_H0 ;

  lut40032 \mcu/i16543/SLICE_540_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16543/SLICE_540/mcu/i16543/SLICE_540_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16543/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16543/SLICE_540/mcu/i16543/GATE_H0 ));
  selmux2 \mcu/i16543/SLICE_540_K0K1MUX ( 
    .D0(\mcu/i16543/SLICE_540/mcu/i16543/GATE_H0 ), 
    .D1(\mcu/i16543/SLICE_540/mcu/i16543/SLICE_540_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_233_i13_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/SLICE_541_K1_H1 
         , \mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_233_i13/SLICE_541_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/SLICE_541_K1_H1 ));
  lut40079 \mcu/PrioSelect_233_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_233_i13/SLICE_541_K0K1MUX ( 
    .D0(\mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_233_i13/SLICE_541/mcu/PrioSelect_233_i13/SLICE_541_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16544_SLICE_542 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16544/SLICE_542/mcu/i16544/SLICE_542_K1_H1 , 
         \mcu/i16544/SLICE_542/mcu/i16544/GATE_H0 ;

  lut40032 \mcu/i16544/SLICE_542_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16544/SLICE_542/mcu/i16544/SLICE_542_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16544/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16544/SLICE_542/mcu/i16544/GATE_H0 ));
  selmux2 \mcu/i16544/SLICE_542_K0K1MUX ( 
    .D0(\mcu/i16544/SLICE_542/mcu/i16544/GATE_H0 ), 
    .D1(\mcu/i16544/SLICE_542/mcu/i16544/SLICE_542_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16544/SLICE_542_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_205_i13_SLICE_543 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/SLICE_543_K1_H1 
         , \mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/GATE_H0 ;

  lut40050 \mcu/PrioSelect_205_i13/SLICE_543_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/SLICE_543_K1_H1 ));
  lut40106 \mcu/PrioSelect_205_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_205_i13/SLICE_543_K0K1MUX ( 
    .D0(\mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_205_i13/SLICE_543/mcu/PrioSelect_205_i13/SLICE_543_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16550_SLICE_544 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16550/SLICE_544/mcu/i16550/SLICE_544_K1_H1 , 
         \mcu/i16550/SLICE_544/mcu/i16550/GATE_H0 ;

  lut40032 \mcu/i16550/SLICE_544_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16550/SLICE_544/mcu/i16550/SLICE_544_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16550/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16550/SLICE_544/mcu/i16550/GATE_H0 ));
  selmux2 \mcu/i16550/SLICE_544_K0K1MUX ( 
    .D0(\mcu/i16550/SLICE_544/mcu/i16550/GATE_H0 ), 
    .D1(\mcu/i16550/SLICE_544/mcu/i16550/SLICE_544_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_173_i13_SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/SLICE_545_K1_H1 
         , \mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_173_i13/SLICE_545_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/SLICE_545_K1_H1 ));
  lut40106 \mcu/PrioSelect_173_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_173_i13/SLICE_545_K0K1MUX ( 
    .D0(\mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_173_i13/SLICE_545/mcu/PrioSelect_173_i13/SLICE_545_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16551_SLICE_546 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16551/SLICE_546/mcu/i16551/SLICE_546_K1_H1 , 
         \mcu/i16551/SLICE_546/mcu/i16551/GATE_H0 ;

  lut40032 \mcu/i16551/SLICE_546_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16551/SLICE_546/mcu/i16551/SLICE_546_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16551/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16551/SLICE_546/mcu/i16551/GATE_H0 ));
  selmux2 \mcu/i16551/SLICE_546_K0K1MUX ( 
    .D0(\mcu/i16551/SLICE_546/mcu/i16551/GATE_H0 ), 
    .D1(\mcu/i16551/SLICE_546/mcu/i16551/SLICE_546_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16551/SLICE_546_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16557_SLICE_547 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16557/SLICE_547/mcu/i16557/SLICE_547_K1_H1 , 
         \mcu/i16557/SLICE_547/mcu/i16557/GATE_H0 ;

  lut40032 \mcu/i16557/SLICE_547_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16557/SLICE_547/mcu/i16557/SLICE_547_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16557/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16557/SLICE_547/mcu/i16557/GATE_H0 ));
  selmux2 \mcu/i16557/SLICE_547_K0K1MUX ( 
    .D0(\mcu/i16557/SLICE_547/mcu/i16557/GATE_H0 ), 
    .D1(\mcu/i16557/SLICE_547/mcu/i16557/SLICE_547_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16558_SLICE_548 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16558/SLICE_548/mcu/i16558/SLICE_548_K1_H1 , 
         \mcu/i16558/SLICE_548/mcu/i16558/GATE_H0 ;

  lut40032 \mcu/i16558/SLICE_548_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16558/SLICE_548/mcu/i16558/SLICE_548_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16558/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16558/SLICE_548/mcu/i16558/GATE_H0 ));
  selmux2 \mcu/i16558/SLICE_548_K0K1MUX ( 
    .D0(\mcu/i16558/SLICE_548/mcu/i16558/GATE_H0 ), 
    .D1(\mcu/i16558/SLICE_548/mcu/i16558/SLICE_548_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16558/SLICE_548_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16564_SLICE_549 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16564/SLICE_549/mcu/i16564/SLICE_549_K1_H1 , 
         \mcu/i16564/SLICE_549/mcu/i16564/GATE_H0 ;

  lut40032 \mcu/i16564/SLICE_549_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16564/SLICE_549/mcu/i16564/SLICE_549_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16564/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16564/SLICE_549/mcu/i16564/GATE_H0 ));
  selmux2 \mcu/i16564/SLICE_549_K0K1MUX ( 
    .D0(\mcu/i16564/SLICE_549/mcu/i16564/GATE_H0 ), 
    .D1(\mcu/i16564/SLICE_549/mcu/i16564/SLICE_549_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_169_i13_SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/SLICE_550_K1_H1 
         , \mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_169_i13/SLICE_550_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/SLICE_550_K1_H1 ));
  lut40079 \mcu/PrioSelect_169_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_169_i13/SLICE_550_K0K1MUX ( 
    .D0(\mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_169_i13/SLICE_550/mcu/PrioSelect_169_i13/SLICE_550_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16565_SLICE_551 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16565/SLICE_551/mcu/i16565/SLICE_551_K1_H1 , 
         \mcu/i16565/SLICE_551/mcu/i16565/GATE_H0 ;

  lut40032 \mcu/i16565/SLICE_551_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16565/SLICE_551/mcu/i16565/SLICE_551_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16565/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16565/SLICE_551/mcu/i16565/GATE_H0 ));
  selmux2 \mcu/i16565/SLICE_551_K0K1MUX ( 
    .D0(\mcu/i16565/SLICE_551/mcu/i16565/GATE_H0 ), 
    .D1(\mcu/i16565/SLICE_551/mcu/i16565/SLICE_551_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16565/SLICE_551_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16569_SLICE_552 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16569/SLICE_552/mcu/i16569/SLICE_552_K1_H1 , 
         \mcu/i16569/SLICE_552/mcu/i16569/GATE_H0 ;

  lut40032 \mcu/i16569/SLICE_552_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16569/SLICE_552/mcu/i16569/SLICE_552_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16569/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16569/SLICE_552/mcu/i16569/GATE_H0 ));
  selmux2 \mcu/i16569/SLICE_552_K0K1MUX ( 
    .D0(\mcu/i16569/SLICE_552/mcu/i16569/GATE_H0 ), 
    .D1(\mcu/i16569/SLICE_552/mcu/i16569/SLICE_552_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_141_i13_SLICE_553 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/SLICE_553_K1_H1 
         , \mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_141_i13/SLICE_553_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/SLICE_553_K1_H1 ));
  lut40106 \mcu/PrioSelect_141_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_141_i13/SLICE_553_K0K1MUX ( 
    .D0(\mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_141_i13/SLICE_553/mcu/PrioSelect_141_i13/SLICE_553_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16572_SLICE_554 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16572/SLICE_554/mcu/i16572/SLICE_554_K1_H1 , 
         \mcu/i16572/SLICE_554/mcu/i16572/GATE_H0 ;

  lut40032 \mcu/i16572/SLICE_554_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16572/SLICE_554/mcu/i16572/SLICE_554_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16572/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16572/SLICE_554/mcu/i16572/GATE_H0 ));
  selmux2 \mcu/i16572/SLICE_554_K0K1MUX ( 
    .D0(\mcu/i16572/SLICE_554/mcu/i16572/GATE_H0 ), 
    .D1(\mcu/i16572/SLICE_554/mcu/i16572/SLICE_554_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16575_SLICE_555 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16575/SLICE_555/mcu/i16575/SLICE_555_K1_H1 , 
         \mcu/i16575/SLICE_555/mcu/i16575/GATE_H0 ;

  lut40032 \mcu/i16575/SLICE_555_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16575/SLICE_555/mcu/i16575/SLICE_555_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16575/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16575/SLICE_555/mcu/i16575/GATE_H0 ));
  selmux2 \mcu/i16575/SLICE_555_K0K1MUX ( 
    .D0(\mcu/i16575/SLICE_555/mcu/i16575/GATE_H0 ), 
    .D1(\mcu/i16575/SLICE_555/mcu/i16575/SLICE_555_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i18411_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mcu/i18411/SLICE_556/mcu/i18411/SLICE_556_K1_H1 , 
         \mcu/i18411/SLICE_556/mcu/i18411/GATE_H0 ;

  lut40109 \mcu/i18411/SLICE_556_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i18411/SLICE_556/mcu/i18411/SLICE_556_K1_H1 ));
  lut40110 \mcu/i18411/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i18411/SLICE_556/mcu/i18411/GATE_H0 ));
  selmux2 \mcu/i18411/SLICE_556_K0K1MUX ( 
    .D0(\mcu/i18411/SLICE_556/mcu/i18411/GATE_H0 ), 
    .D1(\mcu/i18411/SLICE_556/mcu/i18411/SLICE_556_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h400F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_PrioSelect_109_i13_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/SLICE_557_K1_H1 
         , \mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/GATE_H0 ;

  lut40051 \mcu/PrioSelect_109_i13/SLICE_557_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/SLICE_557_K1_H1 ));
  lut40106 \mcu/PrioSelect_109_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_109_i13/SLICE_557_K0K1MUX ( 
    .D0(\mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_109_i13/SLICE_557/mcu/PrioSelect_109_i13/SLICE_557_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16578_SLICE_558 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16578/SLICE_558/mcu/i16578/SLICE_558_K1_H1 , 
         \mcu/i16578/SLICE_558/mcu/i16578/GATE_H0 ;

  lut40032 \mcu/i16578/SLICE_558_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16578/SLICE_558/mcu/i16578/SLICE_558_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16578/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16578/SLICE_558/mcu/i16578/GATE_H0 ));
  selmux2 \mcu/i16578/SLICE_558_K0K1MUX ( 
    .D0(\mcu/i16578/SLICE_558/mcu/i16578/GATE_H0 ), 
    .D1(\mcu/i16578/SLICE_558/mcu/i16578/SLICE_558_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16581_SLICE_559 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16581/SLICE_559/mcu/i16581/SLICE_559_K1_H1 , 
         \mcu/i16581/SLICE_559/mcu/i16581/GATE_H0 ;

  lut40032 \mcu/i16581/SLICE_559_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16581/SLICE_559/mcu/i16581/SLICE_559_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16581/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16581/SLICE_559/mcu/i16581/GATE_H0 ));
  selmux2 \mcu/i16581/SLICE_559_K0K1MUX ( 
    .D0(\mcu/i16581/SLICE_559/mcu/i16581/GATE_H0 ), 
    .D1(\mcu/i16581/SLICE_559/mcu/i16581/SLICE_559_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16584_SLICE_560 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16584/SLICE_560/mcu/i16584/SLICE_560_K1_H1 , 
         \mcu/i16584/SLICE_560/mcu/i16584/GATE_H0 ;

  lut40032 \mcu/i16584/SLICE_560_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16584/SLICE_560/mcu/i16584/SLICE_560_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16584/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16584/SLICE_560/mcu/i16584/GATE_H0 ));
  selmux2 \mcu/i16584/SLICE_560_K0K1MUX ( 
    .D0(\mcu/i16584/SLICE_560/mcu/i16584/GATE_H0 ), 
    .D1(\mcu/i16584/SLICE_560/mcu/i16584/SLICE_560_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_105_i13_SLICE_561 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/SLICE_561_K1_H1 
         , \mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/GATE_H0 ;

  lut40086 \mcu/PrioSelect_105_i13/SLICE_561_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/SLICE_561_K1_H1 ));
  lut40079 \mcu/PrioSelect_105_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_105_i13/SLICE_561_K0K1MUX ( 
    .D0(\mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_105_i13/SLICE_561/mcu/PrioSelect_105_i13/SLICE_561_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16587_SLICE_562 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16587/SLICE_562/mcu/i16587/SLICE_562_K1_H1 , 
         \mcu/i16587/SLICE_562/mcu/i16587/GATE_H0 ;

  lut40032 \mcu/i16587/SLICE_562_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16587/SLICE_562/mcu/i16587/SLICE_562_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16587/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16587/SLICE_562/mcu/i16587/GATE_H0 ));
  selmux2 \mcu/i16587/SLICE_562_K0K1MUX ( 
    .D0(\mcu/i16587/SLICE_562/mcu/i16587/GATE_H0 ), 
    .D1(\mcu/i16587/SLICE_562/mcu/i16587/SLICE_562_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16590_SLICE_563 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16590/SLICE_563/mcu/i16590/SLICE_563_K1_H1 , 
         \mcu/i16590/SLICE_563/mcu/i16590/GATE_H0 ;

  lut40032 \mcu/i16590/SLICE_563_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16590/SLICE_563/mcu/i16590/SLICE_563_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16590/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16590/SLICE_563/mcu/i16590/GATE_H0 ));
  selmux2 \mcu/i16590/SLICE_563_K0K1MUX ( 
    .D0(\mcu/i16590/SLICE_563/mcu/i16590/GATE_H0 ), 
    .D1(\mcu/i16590/SLICE_563/mcu/i16590/SLICE_563_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16593_SLICE_564 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16593/SLICE_564/mcu/i16593/SLICE_564_K1_H1 , 
         \mcu/i16593/SLICE_564/mcu/i16593/GATE_H0 ;

  lut40032 \mcu/i16593/SLICE_564_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16593/SLICE_564/mcu/i16593/SLICE_564_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16593/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16593/SLICE_564/mcu/i16593/GATE_H0 ));
  selmux2 \mcu/i16593/SLICE_564_K0K1MUX ( 
    .D0(\mcu/i16593/SLICE_564/mcu/i16593/GATE_H0 ), 
    .D1(\mcu/i16593/SLICE_564/mcu/i16593/SLICE_564_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16596_SLICE_565 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16596/SLICE_565/mcu/i16596/SLICE_565_K1_H1 , 
         \mcu/i16596/SLICE_565/mcu/i16596/GATE_H0 ;

  lut40032 \mcu/i16596/SLICE_565_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16596/SLICE_565/mcu/i16596/SLICE_565_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16596/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16596/SLICE_565/mcu/i16596/GATE_H0 ));
  selmux2 \mcu/i16596/SLICE_565_K0K1MUX ( 
    .D0(\mcu/i16596/SLICE_565/mcu/i16596/GATE_H0 ), 
    .D1(\mcu/i16596/SLICE_565/mcu/i16596/SLICE_565_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_77_i13_SLICE_566 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/SLICE_566_K1_H1 , 
         \mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/GATE_H0 ;

  lut40086 \mcu/PrioSelect_77_i13/SLICE_566_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/SLICE_566_K1_H1 ));
  lut40106 \mcu/PrioSelect_77_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_77_i13/SLICE_566_K0K1MUX ( 
    .D0(\mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_77_i13/SLICE_566/mcu/PrioSelect_77_i13/SLICE_566_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16599_SLICE_567 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16599/SLICE_567/mcu/i16599/SLICE_567_K1_H1 , 
         \mcu/i16599/SLICE_567/mcu/i16599/GATE_H0 ;

  lut40032 \mcu/i16599/SLICE_567_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16599/SLICE_567/mcu/i16599/SLICE_567_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16599/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16599/SLICE_567/mcu/i16599/GATE_H0 ));
  selmux2 \mcu/i16599/SLICE_567_K0K1MUX ( 
    .D0(\mcu/i16599/SLICE_567/mcu/i16599/GATE_H0 ), 
    .D1(\mcu/i16599/SLICE_567/mcu/i16599/SLICE_567_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i120_SLICE_568 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i120/SLICE_568/mcu/i120/SLICE_568_K1_H1 , 
         \mcu/i120/SLICE_568/mcu/i120/GATE_H0 ;

  lut40111 \mcu/i120/SLICE_568_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i120/SLICE_568/mcu/i120/SLICE_568_K1_H1 ));
  lut40112 \mcu/i120/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i120/SLICE_568/mcu/i120/GATE_H0 ));
  selmux2 \mcu/i120/SLICE_568_K0K1MUX ( 
    .D0(\mcu/i120/SLICE_568/mcu/i120/GATE_H0 ), 
    .D1(\mcu/i120/SLICE_568/mcu/i120/SLICE_568_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i16608_SLICE_569 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16608/SLICE_569/mcu/i16608/SLICE_569_K1_H1 , 
         \mcu/i16608/SLICE_569/mcu/i16608/GATE_H0 ;

  lut40032 \mcu/i16608/SLICE_569_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16608/SLICE_569/mcu/i16608/SLICE_569_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16608/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16608/SLICE_569/mcu/i16608/GATE_H0 ));
  selmux2 \mcu/i16608/SLICE_569_K0K1MUX ( 
    .D0(\mcu/i16608/SLICE_569/mcu/i16608/GATE_H0 ), 
    .D1(\mcu/i16608/SLICE_569/mcu/i16608/SLICE_569_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16609_SLICE_570 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16609/SLICE_570/mcu/i16609/SLICE_570_K1_H1 , 
         \mcu/i16609/SLICE_570/mcu/i16609/GATE_H0 ;

  lut40032 \mcu/i16609/SLICE_570_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16609/SLICE_570/mcu/i16609/SLICE_570_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16609/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16609/SLICE_570/mcu/i16609/GATE_H0 ));
  selmux2 \mcu/i16609/SLICE_570_K0K1MUX ( 
    .D0(\mcu/i16609/SLICE_570/mcu/i16609/GATE_H0 ), 
    .D1(\mcu/i16609/SLICE_570/mcu/i16609/SLICE_570_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16609/SLICE_570_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16610_SLICE_571 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16610/SLICE_571/mcu/i16610/SLICE_571_K1_H1 , 
         \mcu/i16610/SLICE_571/mcu/i16610/GATE_H0 ;

  lut40032 \mcu/i16610/SLICE_571_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16610/SLICE_571/mcu/i16610/SLICE_571_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16610/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16610/SLICE_571/mcu/i16610/GATE_H0 ));
  selmux2 \mcu/i16610/SLICE_571_K0K1MUX ( 
    .D0(\mcu/i16610/SLICE_571/mcu/i16610/GATE_H0 ), 
    .D1(\mcu/i16610/SLICE_571/mcu/i16610/SLICE_571_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16611_SLICE_572 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16611/SLICE_572/mcu/i16611/SLICE_572_K1_H1 , 
         \mcu/i16611/SLICE_572/mcu/i16611/GATE_H0 ;

  lut40032 \mcu/i16611/SLICE_572_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16611/SLICE_572/mcu/i16611/SLICE_572_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16611/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16611/SLICE_572/mcu/i16611/GATE_H0 ));
  selmux2 \mcu/i16611/SLICE_572_K0K1MUX ( 
    .D0(\mcu/i16611/SLICE_572/mcu/i16611/GATE_H0 ), 
    .D1(\mcu/i16611/SLICE_572/mcu/i16611/SLICE_572_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16611/SLICE_572_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16617_SLICE_573 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16617/SLICE_573/mcu/i16617/SLICE_573_K1_H1 , 
         \mcu/i16617/SLICE_573/mcu/i16617/GATE_H0 ;

  lut40032 \mcu/i16617/SLICE_573_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16617/SLICE_573/mcu/i16617/SLICE_573_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16617/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16617/SLICE_573/mcu/i16617/GATE_H0 ));
  selmux2 \mcu/i16617/SLICE_573_K0K1MUX ( 
    .D0(\mcu/i16617/SLICE_573/mcu/i16617/GATE_H0 ), 
    .D1(\mcu/i16617/SLICE_573/mcu/i16617/SLICE_573_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i109_SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \mcu/i109/SLICE_574/mcu/i109/SLICE_574_K1_H1 , 
         \mcu/i109/SLICE_574/mcu/i109/GATE_H0 ;

  lut40113 \mcu/i109/SLICE_574_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcu/i109/SLICE_574/mcu/i109/SLICE_574_K1_H1 ));
  lut40114 \mcu/i109/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/i109/SLICE_574/mcu/i109/GATE_H0 ));
  selmux2 \mcu/i109/SLICE_574_K0K1MUX ( 
    .D0(\mcu/i109/SLICE_574/mcu/i109/GATE_H0 ), 
    .D1(\mcu/i109/SLICE_574/mcu/i109/SLICE_574_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_i16620_SLICE_575 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16620/SLICE_575/mcu/i16620/SLICE_575_K1_H1 , 
         \mcu/i16620/SLICE_575/mcu/i16620/GATE_H0 ;

  lut40032 \mcu/i16620/SLICE_575_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16620/SLICE_575/mcu/i16620/SLICE_575_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16620/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16620/SLICE_575/mcu/i16620/GATE_H0 ));
  selmux2 \mcu/i16620/SLICE_575_K0K1MUX ( 
    .D0(\mcu/i16620/SLICE_575/mcu/i16620/GATE_H0 ), 
    .D1(\mcu/i16620/SLICE_575/mcu/i16620/SLICE_575_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16623_SLICE_576 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16623/SLICE_576/mcu/i16623/SLICE_576_K1_H1 , 
         \mcu/i16623/SLICE_576/mcu/i16623/GATE_H0 ;

  lut40032 \mcu/i16623/SLICE_576_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16623/SLICE_576/mcu/i16623/SLICE_576_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16623/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16623/SLICE_576/mcu/i16623/GATE_H0 ));
  selmux2 \mcu/i16623/SLICE_576_K0K1MUX ( 
    .D0(\mcu/i16623/SLICE_576/mcu/i16623/GATE_H0 ), 
    .D1(\mcu/i16623/SLICE_576/mcu/i16623/SLICE_576_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16626_SLICE_577 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16626/SLICE_577/mcu/i16626/SLICE_577_K1_H1 , 
         \mcu/i16626/SLICE_577/mcu/i16626/GATE_H0 ;

  lut40032 \mcu/i16626/SLICE_577_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16626/SLICE_577/mcu/i16626/SLICE_577_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16626/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16626/SLICE_577/mcu/i16626/GATE_H0 ));
  selmux2 \mcu/i16626/SLICE_577_K0K1MUX ( 
    .D0(\mcu/i16626/SLICE_577/mcu/i16626/GATE_H0 ), 
    .D1(\mcu/i16626/SLICE_577/mcu/i16626/SLICE_577_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16629_SLICE_578 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16629/SLICE_578/mcu/i16629/SLICE_578_K1_H1 , 
         \mcu/i16629/SLICE_578/mcu/i16629/GATE_H0 ;

  lut40032 \mcu/i16629/SLICE_578_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16629/SLICE_578/mcu/i16629/SLICE_578_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16629/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16629/SLICE_578/mcu/i16629/GATE_H0 ));
  selmux2 \mcu/i16629/SLICE_578_K0K1MUX ( 
    .D0(\mcu/i16629/SLICE_578/mcu/i16629/GATE_H0 ), 
    .D1(\mcu/i16629/SLICE_578/mcu/i16629/SLICE_578_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_585_i16_SLICE_579 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/SLICE_579_K1_H1 
         , \mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_585_i16/SLICE_579_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/SLICE_579_K1_H1 ));
  lut40048 \mcu/PrioSelect_585_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_585_i16/SLICE_579_K0K1MUX ( 
    .D0(\mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_585_i16/SLICE_579/mcu/PrioSelect_585_i16/SLICE_579_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_585_i16/SLICE_579_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_585_i13_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/SLICE_580_K1_H1 
         , \mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_585_i13/SLICE_580_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/SLICE_580_K1_H1 ));
  lut40079 \mcu/PrioSelect_585_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_585_i13/SLICE_580_K0K1MUX ( 
    .D0(\mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_585_i13/SLICE_580/mcu/PrioSelect_585_i13/SLICE_580_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_553_i16_SLICE_581 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/SLICE_581_K1_H1 
         , \mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_553_i16/SLICE_581_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/SLICE_581_K1_H1 ));
  lut40048 \mcu/PrioSelect_553_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_553_i16/SLICE_581_K0K1MUX ( 
    .D0(\mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_553_i16/SLICE_581/mcu/PrioSelect_553_i16/SLICE_581_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_553_i16/SLICE_581_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_553_i13_SLICE_582 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/SLICE_582_K1_H1 
         , \mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_553_i13/SLICE_582_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/SLICE_582_K1_H1 ));
  lut40079 \mcu/PrioSelect_553_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_553_i13/SLICE_582_K0K1MUX ( 
    .D0(\mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_553_i13/SLICE_582/mcu/PrioSelect_553_i13/SLICE_582_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_521_i16_SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/SLICE_583_K1_H1 
         , \mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/GATE_H0 ;

  lut40048 \mcu/PrioSelect_521_i16/SLICE_583_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/SLICE_583_K1_H1 ));
  lut40048 \mcu/PrioSelect_521_i16/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/GATE_H0 ));
  selmux2 \mcu/PrioSelect_521_i16/SLICE_583_K0K1MUX ( 
    .D0(\mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/GATE_H0 ), 
    .D1(\mcu/PrioSelect_521_i16/SLICE_583/mcu/PrioSelect_521_i16/SLICE_583_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcu/PrioSelect_521_i16/SLICE_583_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_PrioSelect_521_i13_SLICE_584 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/SLICE_584_K1_H1 
         , \mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/GATE_H0 ;

  lut40048 \mcu/PrioSelect_521_i13/SLICE_584_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/SLICE_584_K1_H1 ));
  lut40079 \mcu/PrioSelect_521_i13/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/GATE_H0 ));
  selmux2 \mcu/PrioSelect_521_i13/SLICE_584_K0K1MUX ( 
    .D0(\mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/GATE_H0 ), 
    .D1(\mcu/PrioSelect_521_i13/SLICE_584/mcu/PrioSelect_521_i13/SLICE_584_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16758_SLICE_585 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16758/SLICE_585/mcu/i16758/SLICE_585_K1_H1 , 
         \mcu/i16758/SLICE_585/mcu/i16758/GATE_H0 ;

  lut40032 \mcu/i16758/SLICE_585_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16758/SLICE_585/mcu/i16758/SLICE_585_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16758/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16758/SLICE_585/mcu/i16758/GATE_H0 ));
  selmux2 \mcu/i16758/SLICE_585_K0K1MUX ( 
    .D0(\mcu/i16758/SLICE_585/mcu/i16758/GATE_H0 ), 
    .D1(\mcu/i16758/SLICE_585/mcu/i16758/SLICE_585_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16761_SLICE_586 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16761/SLICE_586/mcu/i16761/SLICE_586_K1_H1 , 
         \mcu/i16761/SLICE_586/mcu/i16761/GATE_H0 ;

  lut40032 \mcu/i16761/SLICE_586_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16761/SLICE_586/mcu/i16761/SLICE_586_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16761/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16761/SLICE_586/mcu/i16761/GATE_H0 ));
  selmux2 \mcu/i16761/SLICE_586_K0K1MUX ( 
    .D0(\mcu/i16761/SLICE_586/mcu/i16761/GATE_H0 ), 
    .D1(\mcu/i16761/SLICE_586/mcu/i16761/SLICE_586_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16770_SLICE_587 ( input C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16770/SLICE_587/mcu/i16770/SLICE_587_K1_H1 , 
         \mcu/i16770/SLICE_587/mcu/i16770/GATE_H0 ;

  lut40032 \mcu/i16770/SLICE_587_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16770/SLICE_587/mcu/i16770/SLICE_587_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \mcu/i16770/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\mcu/i16770/SLICE_587/mcu/i16770/GATE_H0 ));
  selmux2 \mcu/i16770/SLICE_587_K0K1MUX ( 
    .D0(\mcu/i16770/SLICE_587/mcu/i16770/GATE_H0 ), 
    .D1(\mcu/i16770/SLICE_587/mcu/i16770/SLICE_587_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16771_SLICE_588 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16771/SLICE_588/mcu/i16771/SLICE_588_K1_H1 , 
         \mcu/i16771/SLICE_588/mcu/i16771/GATE_H0 ;

  lut40032 \mcu/i16771/SLICE_588_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16771/SLICE_588/mcu/i16771/SLICE_588_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16771/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16771/SLICE_588/mcu/i16771/GATE_H0 ));
  selmux2 \mcu/i16771/SLICE_588_K0K1MUX ( 
    .D0(\mcu/i16771/SLICE_588/mcu/i16771/GATE_H0 ), 
    .D1(\mcu/i16771/SLICE_588/mcu/i16771/SLICE_588_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16771/SLICE_588_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16772_SLICE_589 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16772/SLICE_589/mcu/i16772/SLICE_589_K1_H1 , 
         \mcu/i16772/SLICE_589/mcu/i16772/GATE_H0 ;

  lut40032 \mcu/i16772/SLICE_589_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16772/SLICE_589/mcu/i16772/SLICE_589_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16772/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16772/SLICE_589/mcu/i16772/GATE_H0 ));
  selmux2 \mcu/i16772/SLICE_589_K0K1MUX ( 
    .D0(\mcu/i16772/SLICE_589/mcu/i16772/GATE_H0 ), 
    .D1(\mcu/i16772/SLICE_589/mcu/i16772/SLICE_589_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16772/SLICE_589_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16773_SLICE_590 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16773/SLICE_590/mcu/i16773/SLICE_590_K1_H1 , 
         \mcu/i16773/SLICE_590/mcu/i16773/GATE_H0 ;

  lut40032 \mcu/i16773/SLICE_590_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16773/SLICE_590/mcu/i16773/SLICE_590_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16773/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16773/SLICE_590/mcu/i16773/GATE_H0 ));
  selmux2 \mcu/i16773/SLICE_590_K0K1MUX ( 
    .D0(\mcu/i16773/SLICE_590/mcu/i16773/GATE_H0 ), 
    .D1(\mcu/i16773/SLICE_590/mcu/i16773/SLICE_590_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16773/SLICE_590_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16785_SLICE_591 ( input C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, \mcu/i16785/SLICE_591/mcu/i16785/SLICE_591_K1_H1 , 
         \mcu/i16785/SLICE_591/mcu/i16785/GATE_H0 ;

  lut40032 \mcu/i16785/SLICE_591_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16785/SLICE_591/mcu/i16785/SLICE_591_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \mcu/i16785/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\mcu/i16785/SLICE_591/mcu/i16785/GATE_H0 ));
  selmux2 \mcu/i16785/SLICE_591_K0K1MUX ( 
    .D0(\mcu/i16785/SLICE_591/mcu/i16785/GATE_H0 ), 
    .D1(\mcu/i16785/SLICE_591/mcu/i16785/SLICE_591_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16786_SLICE_592 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16786/SLICE_592/mcu/i16786/SLICE_592_K1_H1 , 
         \mcu/i16786/SLICE_592/mcu/i16786/GATE_H0 ;

  lut40032 \mcu/i16786/SLICE_592_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16786/SLICE_592/mcu/i16786/SLICE_592_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16786/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16786/SLICE_592/mcu/i16786/GATE_H0 ));
  selmux2 \mcu/i16786/SLICE_592_K0K1MUX ( 
    .D0(\mcu/i16786/SLICE_592/mcu/i16786/GATE_H0 ), 
    .D1(\mcu/i16786/SLICE_592/mcu/i16786/SLICE_592_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16786/SLICE_592_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16787_SLICE_593 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16787/SLICE_593/mcu/i16787/SLICE_593_K1_H1 , 
         \mcu/i16787/SLICE_593/mcu/i16787/GATE_H0 ;

  lut40032 \mcu/i16787/SLICE_593_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16787/SLICE_593/mcu/i16787/SLICE_593_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16787/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16787/SLICE_593/mcu/i16787/GATE_H0 ));
  selmux2 \mcu/i16787/SLICE_593_K0K1MUX ( 
    .D0(\mcu/i16787/SLICE_593/mcu/i16787/GATE_H0 ), 
    .D1(\mcu/i16787/SLICE_593/mcu/i16787/SLICE_593_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16787/SLICE_593_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_i16788_SLICE_594 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \mcu/i16788/SLICE_594/mcu/i16788/SLICE_594_K1_H1 , 
         \mcu/i16788/SLICE_594/mcu/i16788/GATE_H0 ;

  lut40032 \mcu/i16788/SLICE_594_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcu/i16788/SLICE_594/mcu/i16788/SLICE_594_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \mcu/i16788/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcu/i16788/SLICE_594/mcu/i16788/GATE_H0 ));
  selmux2 \mcu/i16788/SLICE_594_K0K1MUX ( 
    .D0(\mcu/i16788/SLICE_594/mcu/i16788/GATE_H0 ), 
    .D1(\mcu/i16788/SLICE_594/mcu/i16788/SLICE_594_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \mcu/i16788/SLICE_594_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_595 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \mcu/i17741_3_lut_rep_729 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \mcu/i13381_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_596 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_665_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_662_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_671_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_668_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i8895_2_lut_rep_683_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \mcu/i8901_2_lut_rep_678_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_687_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_688_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_600 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \mcu/i1_2_lut_adj_202 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \mcu/i17658_2_lut_rep_522_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \mcu/i17569_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \mcu/i1_2_lut_rep_714_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_602 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40119 \mcu/i17591_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \mcu/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_603 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \mcu/i17646_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \mcu/i17551_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \mcu/i17667_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \mcu/i1_2_lut_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_605 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \mcu/i17716_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \mcu/i1_2_lut_adj_100 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_606 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \mcu/i8635_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \mcu/i17528_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h040C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_607 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \mcu/i1_2_lut_adj_127 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \mcu/i17574_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_608 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \mcu/i1_2_lut_adj_129 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \mcu/i17746_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_609 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \mcu/i1_2_lut_adj_203 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \mcu/i17531_2_lut_rep_519_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \mcu/i16224_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \mcu/i1_2_lut_rep_550_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h007F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_245_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_245_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_85_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \mcu/PrioSelect_85_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \mcu/i17548_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40070 \mcu/i17640_2_lut_rep_562_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_89_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \mcu/PrioSelect_89_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_93_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \mcu/PrioSelect_93_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_81_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \mcu/PrioSelect_81_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_97_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \mcu/PrioSelect_97_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \mcu/PrioSelect_101_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \mcu/PrioSelect_101_i14_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_619 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \mcu/i1081_2_lut_rep_740 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \mcu/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_241_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_241_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_249_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_249_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_253_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_253_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_257_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_257_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_261_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_261_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_670_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \mcu/i17485_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_664_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \mcu/i17632_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \mcu/i2_4_lut_adj_147 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \mcu/instruction_17__I_0_562_i11_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_293_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_293_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_289_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_289_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_285_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_285_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_281_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_281_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_277_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_277_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_273_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_273_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_325_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_325_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_321_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_321_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_317_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_317_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_637 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_313_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_313_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_638 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_309_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_309_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_305_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_305_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i8911_2_lut_rep_681_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \mcu/i17534_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_641 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_357_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_357_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_353_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_353_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_643 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_349_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_349_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_644 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_345_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_345_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_341_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_341_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_337_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_337_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_549_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_549_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_545_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_545_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_541_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_541_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_537_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_537_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_533_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_533_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_529_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_529_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_691_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \mcu/i17522_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_654 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_389_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_389_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_385_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_385_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_381_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_381_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_377_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_377_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_373_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_373_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_659 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_369_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_369_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_421_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_421_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_661 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_417_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_417_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_413_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_413_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_409_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_409_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_405_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_405_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_401_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_401_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_453_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_453_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_449_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_449_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_445_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_445_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_441_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_441_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_437_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_437_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_433_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_433_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_133_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_133_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_673 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_129_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_129_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_674 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_125_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_125_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_121_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_121_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_117_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_117_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_677 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_113_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_113_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_485_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_485_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_481_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_481_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_477_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_477_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_473_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_473_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_469_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_469_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_683 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_465_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_465_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_165_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_165_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_685 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_161_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_161_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_686 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \mcu/i17618_2_lut_rep_558_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40128 \mcu/i17537_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_157_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_157_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_153_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_153_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_149_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_149_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_145_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_145_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_691 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_517_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_517_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_513_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_513_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_693 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_509_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_509_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_505_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_505_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_501_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_501_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_497_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_497_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_197_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_197_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_193_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_193_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_189_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_189_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_185_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_185_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_181_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_181_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_177_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_177_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_229_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_229_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_225_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_225_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_221_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_221_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_706 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_217_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_217_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_213_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_213_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_209_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_209_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_581_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_581_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_577_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_577_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_573_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_573_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_712 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_569_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_569_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_713 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_565_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_565_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_561_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_561_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_715 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \mcu/i8846_2_lut_rep_700_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40135 \mcu/i8844_2_lut_rep_701_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_716 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \u1/i1_2_lut_adj_264 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \u1/i2_4_lut_adj_263 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_717 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \u1/i8925_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \u1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_718 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \u1/i2_4_lut_adj_266 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \u1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_719 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \mcu/i159_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \u1/i2_4_lut_adj_265 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5D5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40028 \u1/i970_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \u1/i1_4_lut_adj_267 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_721 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \u1/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \u1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_722 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i6_4_lut_adj_268( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 port_id_7__I_0_i16_1_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_724 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 i7_4_lut_rep_730( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 i2_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_725 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40062 \rom/i225_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \rom/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 out_i0_i2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 out_i0_i1( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_726 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40141 \rom/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \rom/i1_2_lut_3_lut_4_lut_adj_204 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 out_i0_i4( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 out_i0_i3( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \mcu/n2083_bdd_4_lut_17838 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \rom/i1_2_lut_rep_542_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_728 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \mcu/i15856_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40115 \rom/i1_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h57FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \mcu/i8433_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_209 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \mcu/i8415_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_210 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \mcu/i8406_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_211 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \mcu/i8424_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_212 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_733 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_240 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \rom/i1_2_lut_3_lut_adj_216 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 \rom/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_735 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \mcu/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \rom/i1_2_lut_3_lut_adj_218 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8469_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_219 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8451_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_220 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8460_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_221 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8442_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \rom/i1_2_lut_3_lut_4_lut_adj_222 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_740 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \rom/i1_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_225 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_741 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40152 \rom/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \mcu/i13622_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \rom/i1_2_lut_3_lut_4_lut_adj_241 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_743 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \mcu/n2083_bdd_4_lut_17847 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \rom/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_744 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \mcu/i229_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_745 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8493_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_245 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8551_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_246 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8421_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_247 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8532_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_248 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8475_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_249 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8511_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_250 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_751 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8439_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_251 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_252 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_253 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8541_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_254 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_755 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8430_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_257 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8484_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_258 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8521_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_259 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8412_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \rom/i1_2_lut_3_lut_4_lut_adj_260 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \mcu/i8448_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_261 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_760 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \mcu/i5920_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \rom/i1_2_lut_adj_262 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_585_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \mcu/i17751_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAAB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \mcu/i1_2_lut_rep_660_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/i3226_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_763 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \mcu/i6037_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \mcu/PrioSelect_77_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \mcu/i1_2_lut_rep_586_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \mcu/i17769_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_583_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i14318_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5554) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_766 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \mcu/i6028_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/PrioSelect_269_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_579_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \mcu/i17474_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \mcu/i17530_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \mcu/i17529_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_577_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i14134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_573_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \mcu/i17579_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_669_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_201_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \mcu/i17598_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \mcu/i17597_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_571_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i13950_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 \mcu/i8711_2_lut_rep_718_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \mcu/i1_2_lut_3_lut_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40161 \mcu/i1_2_lut_rep_715_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \mcu/i1_2_lut_3_lut_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_686_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_493_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_567_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \mcu/i17699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_778 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \mcu/i1074_2_lut_rep_737 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \mcu/i1_2_lut_3_lut_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_716_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \mcu/i1_2_lut_3_lut_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17776_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \mcu/i1_2_lut_rep_697_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \mcu/i17704_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \mcu/i13421_2_lut_rep_699_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_782 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \mcu/i1_3_lut_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \mcu/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_783 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_8_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2378_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_784 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_9_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2394_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_785 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_6_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2410_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_786 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_5_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2426_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40119 \mcu/i17763_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \mcu/i8842_2_lut_rep_696_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i87_88 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_788 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_4_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2442_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_789 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_13_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2458_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40166 \mcu/i7_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \mcu/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6996) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_791 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_67_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2602_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_792 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \mcu/i3130_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \mcu/i1_2_lut_3_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_793 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/Mux_7_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2618_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15098_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \mcu/n2083_bdd_4_lut_17852 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1011) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF1F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i8909_2_lut_rep_679_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \mcu/i17540_2_lut_2_lut_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40053 \mcu/i13428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \mcu/i13350_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i12_13 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_797 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40140 \mcu/i8_4_lut_adj_161 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \mcu/i121_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i120_121 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i117_118 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4242) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \mcu/i108_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \mcu/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_650_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \mcu/instruction_17__I_0_568_i11_2_lut_rep_712_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_800 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \mcu/i1_2_lut_rep_526_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \mcu/PrioSelect_137_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15282_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17857 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_802 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \mcu/i1_2_lut_rep_528_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \mcu/PrioSelect_169_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_651_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \mcu/instruction_17__I_0_569_i11_2_lut_rep_711_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_804 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \mcu/PrioSelect_489_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \mcu/i1_2_lut_rep_534_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \mcu/i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \mcu/i1_3_lut_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_806 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \mcu/PrioSelect_585_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \mcu/i1_2_lut_rep_530_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_807 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_201 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40053 \mcu/instruction_17__I_0_555_i11_2_lut_rep_708_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_808 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \mcu/i1_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \mcu/i1_2_lut_3_lut_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \mcu/i17625_2_lut_rep_556_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \mcu/i13482_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \mcu/n2083_bdd_4_lut_17821 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_811 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \mcu/i1_2_lut_rep_568_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \mcu/i17715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_648_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \mcu/instruction_17__I_0_556_i11_2_lut_rep_707_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_649_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \mcu/i1_2_lut_rep_706_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_181 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40180 \mcu/instruction_17__I_0_530_i11_2_lut_rep_705_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i99_100 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40181 \mcu/i1_2_lut_rep_631_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 \mcu/instruction_17__I_0_553_i11_2_lut_rep_704_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i9_10 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_816 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 \mcu/i1_4_lut_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \mcu/i1_2_lut_3_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i13423_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \mcu/i1_2_lut_rep_703_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_663_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_297_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_819 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i5_4_lut_adj_145 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \mcu/i13352_2_lut_rep_702_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_565_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i13766_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_821 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40055 \mcu/i17672_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \mcu/instruction_17__I_0_529_i10_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i96_97 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i93_94 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i7_4_lut_adj_144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 \mcu/i1_3_lut_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \mcu/i1_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_655_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3032) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 \mcu/i1_4_lut_adj_128 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_3_lut_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i6099_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \mcu/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_826 ( input D1, C1, B1, A1, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40187 \mcu/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \mcu/i33_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i33_34 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2929) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_827 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \mcu/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \mcu/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_828 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \mcu/i8899_2_lut_rep_682_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \mcu/i8920_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_829 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40153 \mcu/i13474_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \mcu/i1_2_lut_rep_515_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_830 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \mcu/i13385_2_lut_rep_709_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40193 \mcu/i1_2_lut_3_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_831 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \mcu/i1_2_lut_rep_690_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40191 \mcu/i1_2_lut_3_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_832 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \mcu/i2_4_lut_adj_157 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \mcu/i1_2_lut_adj_94 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7673) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_833 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \mcu/i1_2_lut_rep_710_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \mcu/i1_2_lut_3_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_834 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \mcu/i1_2_lut_rep_692_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \mcu/instruction_17__I_0_569_i10_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_835 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \mcu/i13409_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \mcu/i1_2_lut_3_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_836 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40062 \mcu/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \mcu/i17479_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40155 \mcu/i8457_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \mcu/i5932_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/i48_49 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i45_46 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_838 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17862 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_666_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_297_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_840 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/i16510_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/i2138_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_841 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \mcu/i1_2_lut_rep_693_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \mcu/instruction_17__I_0_554_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_842 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \mcu/i1_2_lut_rep_689_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40062 \mcu/i1_2_lut_adj_101 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \mcu/i1_4_lut_adj_148 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \mcu/n8932_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_844 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \mcu/i1_4_lut_adj_143 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \mcu/i17675_2_lut_rep_514 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17582_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17583_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_846 ( input C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40063 \mcu/i8590_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \mcu/i8208_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i81_82 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17558_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17559_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_848 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17475_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \mcu/i17476_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_849 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17562_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \mcu/i17563_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17565_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17566_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15650_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17863 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_852 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \mcu/i1_4_lut_adj_160 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \mcu/i1_2_lut_adj_110 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17601_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17602_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i13810_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \mcu/n2083_bdd_4_lut_17800 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_855 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17722_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17723_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \mcu/i1_2_lut_rep_516 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \mcu/i6096_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_857 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17756_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17757_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3018_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \mcu/i6013_2_lut_rep_552_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_859 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_672_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_329_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_860 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i13994_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \mcu/n2083_bdd_4_lut_17816 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15834_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \mcu/n2083_bdd_4_lut_17883 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14209_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \mcu/i14200_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0DFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14945_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \mcu/i14936_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15681_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \mcu/i15672_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_865 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40118 \mcu/n21186_bdd_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \mcu/instruction_13__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \mcu/i90_91 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC2C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_652_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \mcu/i17666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_867 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17747_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17748_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_868 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17764_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17765_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_869 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i13841_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \mcu/i13832_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_870 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14577_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \mcu/i14568_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h07FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15313_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \mcu/i15304_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_872 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17487_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17488_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_873 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40168 \mcu/i16049_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \mcu/i16040_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i15_16 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_874 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \mcu/i4_4_lut_adj_166 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \mcu/n21795_bdd_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17542_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \mcu/i17543_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2794_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \mcu/i6023_2_lut_rep_551_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_877 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \mcu/i13390_2_lut_rep_694 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \mcu/i1_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14025_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \mcu/i14016_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF57) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_879 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \mcu/i13432_2_lut_rep_638_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40214 \mcu/i1_2_lut_4_lut_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17575_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17576_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_881 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14761_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \mcu/i14752_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15497_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \mcu/i15488_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i13657_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \mcu/i13648_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_884 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17656_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17657_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17710_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17711_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14393_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \mcu/i14384_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15129_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \mcu/i15120_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i8897_2_lut_rep_685_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_361_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17592_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \mcu/i17593_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_890 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/i16465_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \mcu/PrioSelect_553_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i16018_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17898 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_892 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17782_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17783_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17526_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17527_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17752_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17753_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17554_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17690_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17691_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17719_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcu/i17720_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_898 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17700_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \mcu/i17701_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17773_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \mcu/i17774_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17695_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17696_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_901 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17744_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17745_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17780_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17781_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17493_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17494_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17661_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17662_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17683_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \mcu/i17684_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i16202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17907 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_907 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40062 \mcu/i13361_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \mcu/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i72_73 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i69_70 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_548_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40158 \mcu/i17568_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_909 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_541_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i16342_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_184 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \mcu/i13413_3_lut_rep_654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_911 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_540_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i16158_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_912 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \mcu/i13415_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \mcu/i13395_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_913 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40162 \mcu/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \mcu/i1_2_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i16386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17922 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_645_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \mcu/i17689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17586_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_553_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17628_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_596_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17758_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_620_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17557_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_547_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i9026_2_lut_rep_559_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \mcu/i13502_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i9024_2_lut_rep_561_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40219 \mcu/i17550_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_922 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17564_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_602_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \mcu/i17610_2_lut_rep_560_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40219 \mcu/i17483_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_924 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17721_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_626_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_925 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17525_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_608_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_926 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 \mcu/C_N_340_7__I_0_587_i4_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \mcu/Mux_67_i15_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7130) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \mcu/i17703_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_644_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17694_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_590_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_614_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 \mcu/i17660_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_647_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_931 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40162 \mcu/i1_2_lut_rep_713_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \mcu/i1_3_lut_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_932 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i9039_2_lut_rep_557_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \mcu/i13630_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_933 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17649_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_555_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_643_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i15790_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_935 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17687_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_574_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17685_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_598_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \mcu/i17775_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_622_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_625_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i15606_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_619_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i15422_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_613_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i15178_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_941 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_607_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i15054_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_942 ( input C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40222 \mcu/n10_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \mcu/i4_4_lut_adj_146 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i36_37 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \mcu/i13434_2_lut_rep_539_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \mcu/i1_4_lut_4_lut_adj_149 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_944 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_601_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i14870_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_945 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \mcu/i2_3_lut_adj_154 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \mcu/i1_4_lut_adj_152 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \mcu/Mux_5_i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \mcu/Mux_5_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_595_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i14686_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_589_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40159 \mcu/i14502_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40228 \mcu/C_N_340_7__I_0_587_i13_2_lut_rep_658 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \mcu/i17742_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h35CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_950 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40229 \mcu/and_168_i7_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \mcu/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i60_61 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40230 \mcu/i13359_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \mcu/i5_4_lut_adj_185 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i57_58 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7BDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_952 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_191 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40168 \mcu/i16233_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \mcu/n2083_bdd_4_lut_17832 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17588_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \mcu/i17587_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14730_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_594_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_600_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i14546_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcu/n2083_bdd_4_lut_17835 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_958 ( input C1, B1, A1, C0, B0, A0, M1, M0, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40231 \mcu/C_N_340_7__I_0_587_i10_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \mcu/C_N_340_7__I_0_587_i12_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0025 in_port_7__I_0_i8( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0025 in_port_7__I_0_i7( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17760_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \mcu/i17759_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_960 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17630_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \mcu/i17629_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \mcu/i17581_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \mcu/i17580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_604_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \mcu/i17577_2_lut_rep_523_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_628_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \mcu/i17749_2_lut_rep_529_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_964 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_549_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \mcu/i17570_2_lut_rep_533_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \mcu/i17771_2_lut_rep_520_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40164 \mcu/i17770_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \mcu/i1_2_lut_rep_610_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \mcu/i17544_2_lut_rep_524_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \mcu/i1_2_lut_rep_646_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \mcu/i17705_2_lut_rep_531_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_592_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \mcu/i17712_2_lut_rep_521_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_969 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 \mcu/i1_2_lut_rep_616_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \mcu/i17480_2_lut_rep_525_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_189 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_570_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_187 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_543_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_190 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_618_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_192 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_576_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_546_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_545_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_193 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_624_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_196 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_606_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_197 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_582_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_195 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_641_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_199 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_564_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_198 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_588_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_612_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_188 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_593_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_194 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_599_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_display_SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40233 \seg_display/i17786_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \seg_display/seg_data_1_0__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0511) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h231F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module seg_display_SLICE_985 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40235 \seg_display/mux_112_Mux_0_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \seg_display/seg_data_1_2__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F39) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module seg_display_SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40233 \seg_display/i17789_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \seg_display/seg_data_2_1__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_display_SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40235 \seg_display/mux_113_Mux_0_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40234 \seg_display/seg_data_2_0__bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_675_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \mcu/i17766_2_lut_rep_527_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_680_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \mcu/i17594_2_lut_rep_532_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_990 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_992 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \mcu/i1_2_lut_3_lut_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \mcu/i1_2_lut_3_lut_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \mcu/i1_2_lut_3_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_998 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \mcu/i1_2_lut_3_lut_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \mcu/i1_2_lut_3_lut_4_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \mcu/i1_2_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1005 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40162 \mcu/i1_2_lut_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \mcu/i5938_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i54_55 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i51_52 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1006 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40122 \mcu/i1_2_lut_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \mcu/i5926_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i42_43 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i39_40 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1007 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1008 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \mcu/i1_2_lut_3_lut_4_lut_adj_120 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \mcu/i1_2_lut_3_lut_4_lut_adj_113 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1010 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \mcu/i1_2_lut_3_lut_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \mcu/i1_2_lut_3_lut_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i13438_2_lut_rep_653_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40123 \mcu/i17717_2_lut_rep_517_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \mcu/i1_2_lut_rep_580_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_578_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1013 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40151 \rom/i1_2_lut_3_lut_4_lut_adj_243 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_205 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 out_i0_i6( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 out_i0_i5( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_1014 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_256 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_206 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 out_i0_i8( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 out_i0_i7( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rom_SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_217 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_207 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \rom/i1_2_lut_3_lut_4_lut_adj_255 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_208 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \rom/i1_2_lut_3_lut_4_lut_adj_224 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \rom/i1_2_lut_3_lut_4_lut_adj_213 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1018 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_242 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_214 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1019 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_239 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_226 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1020 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_238 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_227 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_237 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_228 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_235 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \rom/i1_2_lut_3_lut_4_lut_adj_229 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_234 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_230 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1024 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_236 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \rom/i1_2_lut_3_lut_4_lut_adj_231 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \rom/i1_2_lut_3_lut_4_lut_adj_233 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \rom/i1_2_lut_3_lut_4_lut_adj_232 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1026 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 i1_2_lut_3_lut_adj_269( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 i1_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1514_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1482_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \mcu/i1_2_lut_3_lut_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \mcu/i1_2_lut_3_lut_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_265_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_521_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_557_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_173_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40162 \mcu/i1_2_lut_3_lut_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \mcu/i1_2_lut_3_lut_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_333_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_397_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2746_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2634_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2762_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2650_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1035 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2778_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2666_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2570_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2682_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_493_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_461_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1038 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40125 \mcu/i2938_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2826_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i27_28 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2954_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2842_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2970_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2858_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_48 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2986_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2874_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3002_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2890_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \mcu/i2_3_lut_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \mcu/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1045 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \mcu/i1_2_lut_3_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \mcu/instruction_17__I_0_557_i10_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1046 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_329_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \mcu/PrioSelect_201_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_237_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_269_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1048 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_297_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_233_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1050 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \mcu/i1_2_lut_3_lut_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_457_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_361_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_521_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_393_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_553_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_425_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_585_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_329_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1530_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1562_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1056 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_205_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_301_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \mcu/i17561_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \mcu/i17573_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1058 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \mcu/i17665_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \mcu/i17567_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1059 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40125 \mcu/PrioSelect_557_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/i3178_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i30_31 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1060 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3162_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i3194_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3242_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i3210_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1062 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40125 \mcu/i2026_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2250_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i21_22 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 \mcu/i15865_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \mcu/i15974_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \mcu/i1_2_lut_3_lut_4_lut_adj_140 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40237 \mcu/i1_4_lut_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_233_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_361_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_461_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_333_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_141_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \mcu/PrioSelect_109_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1706_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1594_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1498_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1610_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1070 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1738_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1626_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1071 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1754_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1642_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1546_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1658_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/i1914_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \mcu/i2362_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1074 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1786_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1674_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_301_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \mcu/PrioSelect_173_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2266_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1818_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1077 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1722_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1834_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1078 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2298_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1850_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2314_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1866_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1770_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1882_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2346_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1898_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3146_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i3034_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1083 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_205_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_237_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2154_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2042_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2170_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2058_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2186_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2074_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1087 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_137_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_393_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1088 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2202_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2090_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1089 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_109_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_365_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1090 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2218_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2106_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1091 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \mcu/i17655_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \mcu/i17768_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1092 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2234_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2122_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \mcu/i17486_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40232 \mcu/i17541_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1094 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i1994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2330_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1095 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_265_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_393_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1096 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2922_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2474_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i1946_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2282_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1098 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 \mcu/i17714_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \mcu/i17709_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_169_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40126 \mcu/PrioSelect_105_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1100 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_429_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_365_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_141_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40126 \mcu/PrioSelect_77_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2714_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2490_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_553_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_425_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_525_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_397_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1105 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40125 \mcu/i2730_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2506_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i24_25 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \mcu/i17590_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40131 \mcu/i17762_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2554_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2522_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_169_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_425_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1690_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2586_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/PrioSelect_233_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40126 \mcu/PrioSelect_105_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/i1802_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \mcu/i1466_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1112 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \mcu/i1_2_lut_3_lut_4_lut_adj_122 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \mcu/i17524_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3066_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_525_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3082_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i3050_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \mcu/i1_2_lut_rep_566_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_572_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_585_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_457_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_536_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_173 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_537_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_178 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_538_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_168 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_630_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_171 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_632_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_633_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_180 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_634_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_169 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_635_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \mcu/i17698_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \mcu/i17708_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_172 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_636_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_176 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_637_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_179 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_639_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \mcu/i17491_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \mcu/i17642_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \mcu/i1_2_lut_rep_629_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \mcu/PrioSelect_201_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \mcu/PrioSelect_137_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \mcu/i17755_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \mcu/i17693_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1133 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40125 \mcu/i1962_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i1930_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i18_19 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i2010_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i1978_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/PrioSelect_521_i10_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \mcu/PrioSelect_489_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_164 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40217 \mcu/i1_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_174 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_3_lut_4_lut_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_554_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_544_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \mcu/i1_2_lut_rep_563_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_569_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_621_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_617_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_623_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \mcu/i1_2_lut_rep_575_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_609_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_605_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_581_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_640_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_591_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_587_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_615_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_611_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1146 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \mcu/i13452_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \mcu/C_N_340_7__I_0_587_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i8907_2_lut_rep_684_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_667_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_603_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40122 \mcu/i1_2_lut_rep_597_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \mcu/i17688_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \mcu/i17596_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \mcu/and_168_i8_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \mcu/C_N_340_7__I_0_587_i15_2_lut_rep_656 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \mcu/and_168_i5_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \mcu/C_N_340_7__I_0_587_i9_2_lut_rep_659 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1152 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40229 \mcu/and_168_i6_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \mcu/C_N_340_7__I_0_587_i11_2_lut_rep_657 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0025 in_port_7__I_0_i2( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0025 in_port_7__I_0_i1( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \mcu/i17725_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_457_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_SLICE_1154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \rom/i1_2_lut_3_lut_4_lut_adj_223 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \rom/i1_2_lut_3_lut_4_lut_adj_215 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1155 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 \mcu/i8146_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \mcu/i17682_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBEBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \mcu/i1_2_lut_3_lut_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \mcu/i1_2_lut_3_lut_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \mcu/i17668_2_lut_rep_535_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40075 \mcu/i1_2_lut_3_lut_4_lut_adj_102 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1158 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \mcu/i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \mcu/seg_led_2_c_bdd_2_lut_18089_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1159 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \mcu/instruction_17__I_0_554_i7_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \mcu/i1_2_lut_adj_107 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8505_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \mcu/i8544_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8496_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \mcu/i8535_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \mcu/i8487_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \mcu/i8524_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1163 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40150 \mcu/i8478_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \mcu/i8514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \mcu/i84_85 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1164 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \mcu/i2_3_lut_adj_162 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \mcu/i17472_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17650_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \mcu/i17702_2_lut_3_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1166 ( input C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40152 \mcu/i1_2_lut_rep_724_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \mcu/i8186_2_lut_rep_733 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \mcu/i78_79 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i75_76 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \mcu/i3114_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i3098_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1168 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40053 \mcu/i1207_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \mcu/i1188_2_lut_rep_739 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \mcu/i114_115 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i111_112 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \mcu/i2810_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/i2698_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \mcu/i1_2_lut_3_lut_4_lut_adj_139 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40241 \mcu/i1_4_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \mcu/and_168_i4_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \mcu/i1_2_lut_rep_673_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \mcu/i17664_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/i2906_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1173 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \mcu/i1_2_lut_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \mcu/i1_2_lut_3_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1174 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \mcu/i1_2_lut_adj_186 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \mcu/i17627_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \mcu/and_168_i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \mcu/PrioSelect_265_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1176 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \mcu/i1_2_lut_adj_155 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \mcu/i1_2_lut_adj_117 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \mcu/i1_2_lut_rep_627_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \mcu/i2538_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \mcu/i1_2_lut_2_lut_adj_151 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \mcu/PrioSelect_429_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h008F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1179 ( input B1, A1, B0, A0, M1, M0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40038 \mcu/i1_2_lut_adj_141 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \mcu/i1120_2_lut_rep_738 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \mcu/i108_109 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i105_106 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \mcu/i17686_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \mcu/i1_2_lut_rep_584_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1181 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \mcu/i2_3_lut_adj_159 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \mcu/i1_2_lut_adj_123 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1182 ( input C1, B1, A1, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40036 \mcu/i1_3_lut_adj_132 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \mcu/i1286_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/i126_127 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcu_SLICE_1183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \mcu/i1_2_lut_rep_674_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \mcu/i1_2_lut_rep_642_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 \mcu/i17599_2_lut_rep_518_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40029 \mcu/i1578_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1185 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \mcu/PrioSelect_489_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \mcu/i16495_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1186 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/i16614_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i16450_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1187 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \mcu/i16480_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i16420_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40117 \mcu/i9031_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \mcu/i17585_2_lut_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1189 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40243 \mcu/i17743_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \mcu/i7428_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/i66_67 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \mcu/i63_64 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \mcu/and_168_i3_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \mcu/and_168_i2_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1191 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \mcu/i13357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \mcu/equal_1008_i4_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcu_SLICE_1192 ( input A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \mcu/i1285_1_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \mcu/i13383_2_lut_rep_676_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcu_SLICE_1193 ( input C1, B1, A1, B0, A0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40065 \mcu/i16435_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \mcu/i11184_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0003 \mcu/i102_103 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module sw_3_ ( output PADDI, input sw3 );

  xo2iobuf sw_pad_3( .Z(PADDI), .PAD(sw3));

  specify
    (sw3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw3, 0:0:0);
    $width (negedge sw3, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module clk_in ( output PADDI, input clk_in );

  xo2iobuf clk_in_pad( .Z(PADDI), .PAD(clk_in));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk_in, 0:0:0);
    $width (negedge clk_in, 0:0:0);
  endspecify

endmodule

module led8 ( input PADDO, output led8 );
  wire   GNDI;

  xo2iobuf0245 led8_pad( .I(PADDO), .T(GNDI), .PAD(led8));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led8) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0245 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module seg_led_1_7_ ( input PADDO, output segled17 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_7( .I(PADDO), .T(GNDI), .PAD(segled17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled17) = (0:0:0,0:0:0);
  endspecify

endmodule

module led7 ( input PADDO, output led7 );
  wire   GNDI;

  xo2iobuf0245 led7_pad( .I(PADDO), .T(GNDI), .PAD(led7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led7) = (0:0:0,0:0:0);
  endspecify

endmodule

module led6 ( input PADDO, output led6 );
  wire   GNDI;

  xo2iobuf0245 led6_pad( .I(PADDO), .T(GNDI), .PAD(led6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led6) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_8_ ( input PADDO, output segled18 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_8( .I(PADDO), .T(GNDI), .PAD(segled18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled18) = (0:0:0,0:0:0);
  endspecify

endmodule

module led5 ( input PADDO, output led5 );
  wire   GNDI;

  xo2iobuf0245 led5_pad( .I(PADDO), .T(GNDI), .PAD(led5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led5) = (0:0:0,0:0:0);
  endspecify

endmodule

module key_0_ ( output PADDI, input key0 );

  xo2iobuf key_pad_0( .Z(PADDI), .PAD(key0));

  specify
    (key0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge key0, 0:0:0);
    $width (negedge key0, 0:0:0);
  endspecify

endmodule

module key_1_ ( output PADDI, input key1 );

  xo2iobuf key_pad_1( .Z(PADDI), .PAD(key1));

  specify
    (key1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge key1, 0:0:0);
    $width (negedge key1, 0:0:0);
  endspecify

endmodule

module key_2_ ( output PADDI, input key2 );

  xo2iobuf key_pad_2( .Z(PADDI), .PAD(key2));

  specify
    (key2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge key2, 0:0:0);
    $width (negedge key2, 0:0:0);
  endspecify

endmodule

module key_3_ ( output PADDI, input key3 );

  xo2iobuf key_pad_3( .Z(PADDI), .PAD(key3));

  specify
    (key3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge key3, 0:0:0);
    $width (negedge key3, 0:0:0);
  endspecify

endmodule

module sw_0_ ( output PADDI, input sw0 );

  xo2iobuf sw_pad_0( .Z(PADDI), .PAD(sw0));

  specify
    (sw0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw0, 0:0:0);
    $width (negedge sw0, 0:0:0);
  endspecify

endmodule

module sw_1_ ( output PADDI, input sw1 );

  xo2iobuf sw_pad_1( .Z(PADDI), .PAD(sw1));

  specify
    (sw1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw1, 0:0:0);
    $width (negedge sw1, 0:0:0);
  endspecify

endmodule

module sw_2_ ( output PADDI, input sw2 );

  xo2iobuf sw_pad_2( .Z(PADDI), .PAD(sw2));

  specify
    (sw2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge sw2, 0:0:0);
    $width (negedge sw2, 0:0:0);
  endspecify

endmodule

module led4 ( input PADDO, output led4 );
  wire   GNDI;

  xo2iobuf0245 led4_pad( .I(PADDO), .T(GNDI), .PAD(led4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led4) = (0:0:0,0:0:0);
  endspecify

endmodule

module led3 ( input PADDO, output led3 );
  wire   GNDI;

  xo2iobuf0245 led3_pad( .I(PADDO), .T(GNDI), .PAD(led3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led2 ( input PADDO, output led2 );
  wire   GNDI;

  xo2iobuf0245 led2_pad( .I(PADDO), .T(GNDI), .PAD(led2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led1 ( input PADDO, output led1 );
  wire   GNDI;

  xo2iobuf0245 led1_pad( .I(PADDO), .T(GNDI), .PAD(led1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   GNDI;

  xo2iobuf0245 rgb_pad_0( .I(PADDO), .T(GNDI), .PAD(rgb0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   GNDI;

  xo2iobuf0245 rgb_pad_1( .I(PADDO), .T(GNDI), .PAD(rgb1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   GNDI;

  xo2iobuf0245 rgb_pad_2( .I(PADDO), .T(GNDI), .PAD(rgb2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_0_ ( input PADDO, output segled20 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_0( .I(PADDO), .T(GNDI), .PAD(segled20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled20) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_1_ ( input PADDO, output segled21 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_1( .I(PADDO), .T(GNDI), .PAD(segled21));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled21) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_2_ ( input PADDO, output segled22 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_2( .I(PADDO), .T(GNDI), .PAD(segled22));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled22) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_3_ ( input PADDO, output segled23 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_3( .I(PADDO), .T(GNDI), .PAD(segled23));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled23) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_4_ ( input PADDO, output segled24 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_4( .I(PADDO), .T(GNDI), .PAD(segled24));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled24) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_5_ ( input PADDO, output segled25 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_5( .I(PADDO), .T(GNDI), .PAD(segled25));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled25) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_6_ ( input PADDO, output segled26 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_6( .I(PADDO), .T(GNDI), .PAD(segled26));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled26) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_7_ ( input PADDO, output segled27 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_7( .I(PADDO), .T(GNDI), .PAD(segled27));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled27) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_8_ ( input PADDO, output segled28 );
  wire   GNDI;

  xo2iobuf0245 seg_led_2_pad_8( .I(PADDO), .T(GNDI), .PAD(segled28));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled28) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_0_ ( input PADDO, output segled10 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_0( .I(PADDO), .T(GNDI), .PAD(segled10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled10) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_1_ ( input PADDO, output segled11 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_1( .I(PADDO), .T(GNDI), .PAD(segled11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled11) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_2_ ( input PADDO, output segled12 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_2( .I(PADDO), .T(GNDI), .PAD(segled12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled12) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_3_ ( input PADDO, output segled13 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_3( .I(PADDO), .T(GNDI), .PAD(segled13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled13) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_4_ ( input PADDO, output segled14 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_4( .I(PADDO), .T(GNDI), .PAD(segled14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled14) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_5_ ( input PADDO, output segled15 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_5( .I(PADDO), .T(GNDI), .PAD(segled15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled15) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_6_ ( input PADDO, output segled16 );
  wire   GNDI;

  xo2iobuf0245 seg_led_1_pad_6( .I(PADDO), .T(GNDI), .PAD(segled16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled16) = (0:0:0,0:0:0);
  endspecify

endmodule

module rom_mux_133 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC_B \rom/mux_133_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC_B ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_130 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0246 \rom/mux_130_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0246 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_127 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0247 \rom/mux_127_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0247 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_132 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0248 \rom/mux_132_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0248 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_121 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0249 \rom/mux_121_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0249 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_129 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0250 \rom/mux_129_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0250 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_126 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0251 \rom/mux_126_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0251 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module rom_mux_120 ( output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, 
    DOA0, input CLKB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, 
    DOB8, input ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12 );
  wire   VCCI, GNDI, ADB4_dly, CLKB_dly, ADB5_dly, ADB6_dly, ADB7_dly, 
         ADB8_dly, ADB9_dly, ADB10_dly, ADB11_dly, ADB12_dly;

  PDPW8KC0252 \rom/mux_120_PDPW8KC ( .CEW(VCCI), .CLKW(GNDI), .CSW0(GNDI), 
    .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), .CLKR(CLKB_dly), 
    .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), .BE0(GNDI), .BE1(GNDI), 
    .DI0(GNDI), .DI1(GNDI), .DI2(GNDI), .DI3(GNDI), .DI4(GNDI), .DI5(GNDI), 
    .DI6(GNDI), .DI7(GNDI), .DI8(GNDI), .DI9(GNDI), .DI10(GNDI), .DI11(GNDI), 
    .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), .DI16(GNDI), 
    .DI17(GNDI), .ADW0(GNDI), .ADW1(GNDI), .ADW2(GNDI), .ADW3(GNDI), 
    .ADW4(GNDI), .ADW5(GNDI), .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), 
    .ADR0(GNDI), .ADR1(GNDI), .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), 
    .ADR5(ADB5_dly), .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), 
    .ADR9(ADB9_dly), .ADR10(ADB10_dly), .ADR11(ADB11_dly), .ADR12(ADB12_dly), 
    .DO0(DOB0), .DO1(DOB1), .DO2(DOB2), .DO3(DOB3), .DO4(DOB4), .DO5(DOB5), 
    .DO6(DOB6), .DO7(DOB7), .DO8(DOB8), .DO9(DOA0), .DO10(DOA1), .DO11(DOA2), 
    .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), .DO15(DOA6), .DO16(DOA7), 
    .DO17(DOA8));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKB, ADB9, 0:0:0, 0:0:0,,,, CLKB_dly, ADB9_dly);
    $setuphold (posedge CLKB, ADB10, 0:0:0, 0:0:0,,,, CLKB_dly, ADB10_dly);
    $setuphold (posedge CLKB, ADB11, 0:0:0, 0:0:0,,,, CLKB_dly, ADB11_dly);
    $setuphold (posedge CLKB, ADB12, 0:0:0, 0:0:0,,,, CLKB_dly, ADB12_dly);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0252 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x14D063E02214D063E02914D0609D002800109D002DC0201C072DB002FB0001B662FA012DA0101AFE";

    defparam INST10.INITVAL_01 = "0x01E013A00A0DE2009E00200302200A2FE0001E003A00A0DE1009E00200302200A3E01414D063E01B";

    defparam INST10.INITVAL_02 = "0x2200A2FE0001E033A00A0DE8009E00200302200A2FE0001E023A00A0DE4009E00200302200A2FE00";

    defparam INST10.INITVAL_03 = "0x11C010BC0025000360381B2001B10019001000002203801080011A90120322038010E00112E01200";

    defparam INST10.INITVAL_04 = "0x2DA0114A0C0BA01250002FC002DC0001C003604A1DBA003BF000BC011C063604A1DB0A03B0F00BC0";

    defparam INST10.INITVAL_05 = "0x0000000000000000000000000000000000000000290012003E2004D280000000000000250002FA01";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
endmodule

module mcu_stack0 ( input DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, 
    ADA8, ADA7, ADA6, ADA5, ADA4, output DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, 
    DOA2, DOA1, DOA0, input CEA, CLKA, CLKB, output DOB0, DOB1, DOB2, input 
    ADB4, ADB5, ADB6, ADB7, ADB8, DIB0, DIB1, DIB2 );
  wire   GNDI, VCCI, DIA8_dly, CLKA_dly, DIA7_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA8_dly, ADA7_dly, 
         ADA6_dly, ADA5_dly, ADA4_dly, CEA_dly, ADB4_dly, CLKB_dly, ADB5_dly, 
         ADB6_dly, ADB7_dly, ADB8_dly, DIB0_dly, DIB1_dly, DIB2_dly;

  PDPW8KC0253 \mcu/stack0_PDPW8KC ( .CEW(CEA_dly), .CLKW(CLKA_dly), 
    .CSW0(GNDI), .CSW1(GNDI), .CSW2(GNDI), .CER(VCCI), .OCER(VCCI), 
    .CLKR(CLKB_dly), .CSR0(GNDI), .CSR1(GNDI), .CSR2(GNDI), .RST(GNDI), 
    .BE0(VCCI), .BE1(VCCI), .DI0(DIA0_dly), .DI1(DIA1_dly), .DI2(DIA2_dly), 
    .DI3(DIA3_dly), .DI4(DIA4_dly), .DI5(DIA5_dly), .DI6(DIA6_dly), 
    .DI7(DIA7_dly), .DI8(DIA8_dly), .DI9(DIB0_dly), .DI10(DIB1_dly), 
    .DI11(DIB2_dly), .DI12(GNDI), .DI13(GNDI), .DI14(GNDI), .DI15(GNDI), 
    .DI16(GNDI), .DI17(GNDI), .ADW0(ADA4_dly), .ADW1(ADA5_dly), 
    .ADW2(ADA6_dly), .ADW3(ADA7_dly), .ADW4(ADA8_dly), .ADW5(GNDI), 
    .ADW6(GNDI), .ADW7(GNDI), .ADW8(GNDI), .ADR0(GNDI), .ADR1(GNDI), 
    .ADR2(GNDI), .ADR3(GNDI), .ADR4(ADB4_dly), .ADR5(ADB5_dly), 
    .ADR6(ADB6_dly), .ADR7(ADB7_dly), .ADR8(ADB8_dly), .ADR9(GNDI), 
    .ADR10(GNDI), .ADR11(GNDI), .ADR12(GNDI), .DO0(DOB0), .DO1(DOB1), 
    .DO2(DOB2), .DO3(), .DO4(), .DO5(), .DO6(), .DO7(), .DO8(), .DO9(DOA0), 
    .DO10(DOA1), .DO11(DOA2), .DO12(DOA3), .DO13(DOA4), .DO14(DOA5), 
    .DO15(DOA6), .DO16(DOA7), .DO17(DOA8));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLKB => DOA8) = (0:0:0,0:0:0);
    (CLKB => DOA7) = (0:0:0,0:0:0);
    (CLKB => DOA6) = (0:0:0,0:0:0);
    (CLKB => DOA5) = (0:0:0,0:0:0);
    (CLKB => DOA4) = (0:0:0,0:0:0);
    (CLKB => DOA3) = (0:0:0,0:0:0);
    (CLKB => DOA2) = (0:0:0,0:0:0);
    (CLKB => DOA1) = (0:0:0,0:0:0);
    (CLKB => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA8, 0:0:0, 0:0:0,,,, CLKA_dly, DIA8_dly);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, ADB7, 0:0:0, 0:0:0,,,, CLKB_dly, ADB7_dly);
    $setuphold (posedge CLKB, ADB8, 0:0:0, 0:0:0,,,, CLKB_dly, ADB8_dly);
    $setuphold (posedge CLKA, DIB0, 0:0:0, 0:0:0,,,, CLKA_dly, DIB0_dly);
    $setuphold (posedge CLKA, DIB1, 0:0:0, 0:0:0,,,, CLKA_dly, DIB1_dly);
    $setuphold (posedge CLKA, DIB2, 0:0:0, 0:0:0,,,, CLKA_dly, DIB2_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module PDPW8KC0253 ( input CEW, CLKW, CSW0, CSW1, CSW2, CER, OCER, CLKR, CSR0, 
    CSR1, CSR2, RST, BE0, BE1, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, 
    DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, ADW0, ADW1, ADW2, 
    ADW3, ADW4, ADW5, ADW6, ADW7, ADW8, ADR0, ADR1, ADR2, ADR3, ADR4, ADR5, 
    ADR6, ADR7, ADR8, ADR9, ADR10, ADR11, ADR12, output DO0, DO1, DO2, DO3, 
    DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, 
    DO17 );

  PDPW8KC INST10( .DI0(DI0), .DI1(DI1), .DI2(DI2), .DI3(DI3), .DI4(DI4), 
    .DI5(DI5), .DI6(DI6), .DI7(DI7), .DI8(DI8), .DI9(DI9), .DI10(DI10), 
    .DI11(DI11), .DI12(DI12), .DI13(DI13), .DI14(DI14), .DI15(DI15), 
    .DI16(DI16), .DI17(DI17), .ADW0(ADW0), .ADW1(ADW1), .ADW2(ADW2), 
    .ADW3(ADW3), .ADW4(ADW4), .ADW5(ADW5), .ADW6(ADW6), .ADW7(ADW7), 
    .ADW8(ADW8), .BE0(BE0), .BE1(BE1), .CEW(CEW), .CLKW(CLKW), .CSW0(CSW0), 
    .CSW1(CSW1), .CSW2(CSW2), .ADR0(ADR0), .ADR1(ADR1), .ADR2(ADR2), 
    .ADR3(ADR3), .ADR4(ADR4), .ADR5(ADR5), .ADR6(ADR6), .ADR7(ADR7), 
    .ADR8(ADR8), .ADR9(ADR9), .ADR10(ADR10), .ADR11(ADR11), .ADR12(ADR12), 
    .CER(CER), .OCER(OCER), .CLKR(CLKR), .CSR0(CSR0), .CSR1(CSR1), .CSR2(CSR2), 
    .RST(RST), .DO0(DO0), .DO1(DO1), .DO2(DO2), .DO3(DO3), .DO4(DO4), 
    .DO5(DO5), .DO6(DO6), .DO7(DO7), .DO8(DO8), .DO9(DO9), .DO10(DO10), 
    .DO11(DO11), .DO12(DO12), .DO13(DO13), .DO14(DO14), .DO15(DO15), 
    .DO16(DO16), .DO17(DO17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_R = "0b000";
  defparam INST10.CSDECODE_W = "0b000";
  defparam INST10.DATA_WIDTH_R = 18;
  defparam INST10.DATA_WIDTH_W = 18;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
endmodule
