# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/reset_bridge.sv" \

verilog xil_defaultlib  \
"../../../../../rtl/verilog_wrappers/reset_bridge_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
