Starting process: Module

Starting process: 

SCUBA, Version Diamond_1.3_Production (92)
Thu Mar 29 15:59:54 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\1.3\ispfpga\bin\nt\scuba.exe -w -n USR_MEM -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-1200ZE -aaddr_width 5 -widtha 8 -baddr_width 5 -widthb 8 -anum_words 32 -bnum_words 32 -cascade 11 -memfile e:/work/rd/ufm_wb/rd1126_d1.3/source/ipexpress/usr_mem.mem -memformat hex -writemodeA NORMAL -writemodeB NORMAL -e 
    Circuit name     : USR_MEM
    Module type      : RAM_DP_TRUE
    Module Version   : 7.1
    Ports            : 
	Inputs       : DataInA[7:0], DataInB[7:0], AddressA[4:0], AddressB[4:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[7:0], QB[7:0]
    I/O buffer       : not inserted
    Memory file      : e:/work/rd/ufm_wb/rd1126_d1.3/source/ipexpress/usr_mem.mem
    EDIF output      : suppressed
    Verilog output   : USR_MEM.v
    Verilog template : USR_MEM_tmpl.v
    Verilog testbench: tb_USR_MEM_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : USR_MEM.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: USR_MEM.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


