<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ovy1477561541573" xml:lang="en-us">
  <title class="- topic/title ">Implementation options</title>

  <abstract class="- topic/abstract ">
    
    <shortdesc class="- topic/shortdesc ">All <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> cores in the cluster must have the same build-time configuration options, except for the L2 cache size.</shortdesc>
  </abstract>
  
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">The following table lists the implementation options for a <term keyref="core">core</term>. </p>
            
      
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
                <title class="- topic/title ">Core implementation options</title>
                <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
                    <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0" colwidth="1.03*"/>
                    <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0" colwidth="1*"/>
                    <colspec class="- topic/colspec " colname="col3" colnum="3" colwidth="1*"/>
                    <thead class="- topic/thead ">
                        <row class="- topic/row " rowsep="1">
                            <entry class="- topic/entry " colname="col1">Feature</entry>
                            <entry class="- topic/entry " colname="col2">Range of options</entry>
                            <entry class="- topic/entry " colname="col3">Notes</entry>
                        </row>
                    </thead>
                    <tbody class="- topic/tbody ">
                        
                        
                        
                        <row class="- topic/row " rowsep="1">
                            <entry class="- topic/entry " colname="col1">L2 cache size</entry>
                            <entry class="- topic/entry " colname="col2">
                                <ul class="- topic/ul ">
                                    <li class="- topic/li ">128KB</li>
                                    <li class="- topic/li ">256KB</li>
                                    <li class="- topic/li ">512KB</li>
                                </ul>
                            </entry>
                            <entry class="- topic/entry " colname="col3">-</entry>
                        </row>
                        
                        
                        
                        
                        
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">L2 transaction queue size</entry>
                            <entry class="- topic/entry " colname="col2">
                                <ul class="- topic/ul ">
                                    <li class="- topic/li ">24 entries</li>
                                    <li class="- topic/li ">36 entries</li>
                                    <li class="- topic/li ">48 entries</li>
                                </ul>
                            </entry>
                            <entry class="- topic/entry " colname="col3">There are two identical L2 banks in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>  that can be configured with 12, 18, or 24 L2 transaction queue entries per L2 bank.</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">L1 and L2 ECC or parity protection</entry>
                            <entry class="- topic/entry " colname="col2">Can be included or not included.</entry>
                            <entry class="- topic/entry " colname="col3">L1 and L2 error protection can only be enabled if L3 cache error protection is enabled.</entry>
                        </row>
                        <row class="- topic/row " rowsep="1">
                            <entry class="- topic/entry " colname="col1">Cryptographic Extension</entry>
                            <entry class="- topic/entry " colname="col2">Can be included or not included.</entry>
                            <entry class="- topic/entry " colname="col3">-</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">Core bus width</entry>
                            <entry class="- topic/entry " colname="col2">128-bit, 256-bit</entry>
                            <entry class="- topic/entry " colname="col3">This specifies the bus width between the  and the <keyword class="- topic/keyword ">DSU</keyword> CPU bridge. The legal  bus width and master bus width combinations are: <ul class="- topic/ul ">
                                <li class="- topic/li ">If the  bus width is 128 bits, the master bus interface can be any of the following options. <ul class="- topic/ul ">
                                    <li class="- topic/li ">Single 128-bit wide <term keyref="ace">ACE</term> interface.</li>
                                    <li class="- topic/li ">Dual 128-bit wide  interfaces.</li>
                                    <li class="- topic/li ">Single 128-bit wide CHI interface.</li>
                                    <li class="- topic/li ">Single 256-bit wide CHI interface.</li>
                                    </ul> </li>
                                <li class="- topic/li ">If the  bus width is 256 bits, the master bus interface is a single 256-bit wide CHI interface. </li>
                                </ul> </entry>
                        </row>
                        
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">CoreSight <term class="- topic/term ">Embedded Logic Analyzer</term> (ELA)</entry>
                            <entry class="- topic/entry " colname="col2">Optional support</entry>
                            <entry class="- topic/entry " colname="col3">Support for integrating CoreSight ELA-500. CoreSight ELA-500 is a separately licensable product. </entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">ELA RAM Address size</entry>
                            <entry class="- topic/entry " colname="col2">See the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword>
                    <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">CoreSight</tm></keyword> ELA-500 Embedded Logic
                Analyzer Technical Reference Manual</ph></cite> for the full supported range. </entry>
                            <entry class="- topic/entry " colname="col3">-</entry>
                        </row>
                        
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1"><term class="- topic/term ">Page Based Hardware Attributes</term> (PBHA)</entry>
                            <entry class="- topic/entry " colname="col2"><ul class="- topic/ul ">
                                <li class="- topic/li ">Included</li>
                                <li class="- topic/li ">Not included</li>
                            </ul></entry>
                            <entry class="- topic/entry " colname="col3">Support for PBHA. For more information, see <xref class="- topic/xref " href="smf1554201061027.xml" keyref="PageBasedHardwareAttributes" type="concept">Page Based Hardware Attributes<desc class="- topic/desc "><term class="- topic/term ">Page Based Hardware Attributes</term> (PBHA) is an optional, implementation defined feature.</desc></xref></entry>
                        </row>
                    </tbody>
                </tgroup>
            </table>
    </section>
  </refbody>
</reference>
