Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot kriaSimulation_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.kriaSimulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'BUFGCE' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/BUFGCE.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "kriaSimulation_time_synth.sdf", for root module "kriaSimulation/d".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "kriaSimulation_time_synth.sdf", for root module "kriaSimulation/d".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFGCE_DIV(BUFGCE_DIVIDE=7)
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.DIFFINBUF(ISTANDARD="DEFAULT")
Compiling module simprims_ver.IBUFCTRL_default
Compiling module xil_defaultlib.IBUFDS_UNIQ_BASE_
Compiling module xil_defaultlib.IBUFDS_HD21
Compiling module xil_defaultlib.IBUFDS_HD22
Compiling module simprims_ver.ISERDESE3(IS_CLK_INVERTED=1'b1,S...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.ISERDESE3(IS_CLK_B_INVERTED=1'b1...
Compiling module simprims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=2.0,C...
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.KRIA_IDDRE
Compiling architecture behavioral of entity xil_defaultlib.kriasimulation
Built simulation snapshot kriaSimulation_time_synth
