config MAX6682Verilog;
  design work.MAX6682;
  default liblist work;
endconfig
