Currently Loaded Modulefiles:
  1) intel/2017
+ which papi_avail
/usr/bin/papi_avail
+ papi_avail -a
Available events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.2.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz (85)
CPU Revision             : 4.000000
CPUID Info               : Family: 6  Model: 85  Stepping: 4
CPU Max Megahertz        : 3001
CPU Min Megahertz        : 1200
Hdw Threads per core     : 1
Cores per Socket         : 18
Sockets                  : 2
NUMA Nodes               : 2
CPUs per Node            : 18
Total CPUs               : 36
Running in a VM          : no
Number Hardware Counters : 11
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

    Name        Code    Deriv Description (Note)
PAPI_L1_DCM  0x80000000  No   Level 1 data cache misses
PAPI_L1_ICM  0x80000001  No   Level 1 instruction cache misses
PAPI_L2_DCM  0x80000002  Yes  Level 2 data cache misses
PAPI_L2_ICM  0x80000003  No   Level 2 instruction cache misses
PAPI_L1_TCM  0x80000006  Yes  Level 1 cache misses
PAPI_L2_TCM  0x80000007  No   Level 2 cache misses
PAPI_L3_TCM  0x80000008  No   Level 3 cache misses
PAPI_CA_SNP  0x80000009  No   Requests for a snoop
PAPI_CA_SHR  0x8000000a  No   Requests for exclusive access to shared cache line
PAPI_CA_CLN  0x8000000b  No   Requests for exclusive access to clean cache line
PAPI_CA_ITV  0x8000000d  No   Requests for cache line intervention
PAPI_L3_LDM  0x8000000e  No   Level 3 load misses
PAPI_TLB_DM  0x80000014  Yes  Data translation lookaside buffer misses
PAPI_TLB_IM  0x80000015  No   Instruction translation lookaside buffer misses
PAPI_L1_LDM  0x80000017  No   Level 1 load misses
PAPI_L1_STM  0x80000018  No   Level 1 store misses
PAPI_L2_LDM  0x80000019  No   Level 2 load misses
PAPI_L2_STM  0x8000001a  No   Level 2 store misses
PAPI_PRF_DM  0x8000001c  No   Data prefetch cache misses
PAPI_MEM_WCY 0x80000024  No   Cycles Stalled Waiting for memory writes
PAPI_STL_ICY 0x80000025  No   Cycles with no instruction issue
PAPI_FUL_ICY 0x80000026  Yes  Cycles with maximum instruction issue
PAPI_STL_CCY 0x80000027  No   Cycles with no instructions completed
PAPI_FUL_CCY 0x80000028  No   Cycles with maximum instructions completed
PAPI_BR_UCN  0x8000002a  Yes  Unconditional branch instructions
PAPI_BR_CN   0x8000002b  No   Conditional branch instructions
PAPI_BR_TKN  0x8000002c  Yes  Conditional branch instructions taken
PAPI_BR_NTK  0x8000002d  No   Conditional branch instructions not taken
PAPI_BR_MSP  0x8000002e  No   Conditional branch instructions mispredicted
PAPI_BR_PRC  0x8000002f  Yes  Conditional branch instructions correctly predicted
PAPI_TOT_INS 0x80000032  No   Instructions completed
PAPI_LD_INS  0x80000035  No   Load instructions
PAPI_SR_INS  0x80000036  No   Store instructions
PAPI_BR_INS  0x80000037  No   Branch instructions
PAPI_RES_STL 0x80000039  No   Cycles stalled on any resource
PAPI_TOT_CYC 0x8000003b  No   Total cycles
PAPI_LST_INS 0x8000003c  Yes  Load/store instructions completed
PAPI_L2_DCA  0x80000041  No   Level 2 data cache accesses
PAPI_L3_DCA  0x80000042  Yes  Level 3 data cache accesses
PAPI_L2_DCR  0x80000044  No   Level 2 data cache reads
PAPI_L3_DCR  0x80000045  No   Level 3 data cache reads
PAPI_L2_DCW  0x80000047  Yes  Level 2 data cache writes
PAPI_L3_DCW  0x80000048  No   Level 3 data cache writes
PAPI_L2_ICH  0x8000004a  No   Level 2 instruction cache hits
PAPI_L2_ICA  0x8000004d  No   Level 2 instruction cache accesses
PAPI_L3_ICA  0x8000004e  No   Level 3 instruction cache accesses
PAPI_L2_ICR  0x80000050  No   Level 2 instruction cache reads
PAPI_L3_ICR  0x80000051  No   Level 3 instruction cache reads
PAPI_L2_TCA  0x80000059  Yes  Level 2 total cache accesses
PAPI_L3_TCA  0x8000005a  No   Level 3 total cache accesses
PAPI_L2_TCR  0x8000005c  Yes  Level 2 total cache reads
PAPI_L3_TCR  0x8000005d  Yes  Level 3 total cache reads
PAPI_L2_TCW  0x8000005f  Yes  Level 2 total cache writes
PAPI_L3_TCW  0x80000060  No   Level 3 total cache writes
PAPI_SP_OPS  0x80000067  Yes  Floating point operations; optimized to count scaled single precision vector operations
PAPI_DP_OPS  0x80000068  Yes  Floating point operations; optimized to count scaled double precision vector operations
PAPI_VEC_SP  0x80000069  Yes  Single precision vector/SIMD instructions
PAPI_VEC_DP  0x8000006a  Yes  Double precision vector/SIMD instructions
PAPI_REF_CYC 0x8000006b  No   Reference clock cycles
-------------------------------------------------------------------------
Of 59 available events, 18 are derived.

avail.c                                     PASSED
+ papi_avail -d
Available events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.2.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz (85)
CPU Revision             : 4.000000
CPUID Info               : Family: 6  Model: 85  Stepping: 4
CPU Max Megahertz        : 3001
CPU Min Megahertz        : 1200
Hdw Threads per core     : 1
Cores per Socket         : 18
Sockets                  : 2
NUMA Nodes               : 2
CPUs per Node            : 18
Total CPUs               : 36
Running in a VM          : no
Number Hardware Counters : 11
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

Symbol       Event Code Count   |Short Description|
 |Long Description|
 |Developer's Notes|
 |Derived|
 |PostFix|
 Native Code[n]: <hex> |name|
PAPI_L1_DCM	0x80000000	1	|L1D cache misses|
 |Level 1 data cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000006 |L1D:REPLACEMENT|
PAPI_L1_ICM	0x80000001	1	|L1I cache misses|
 |Level 1 instruction cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L2_DCM	0x80000002	2	|L2D cache misses|
 |Level 2 data cache misses|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000000b |LLC_REFERENCES|
 Native Code[1]: 0x4000000a |L2_RQSTS:CODE_RD_MISS|
PAPI_L2_ICM	0x80000003	1	|L2I cache misses|
 |Level 2 instruction cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000a |L2_RQSTS:CODE_RD_MISS|
PAPI_L3_DCM	0x80000004	0	|L3D cache misses|
 |Level 3 data cache misses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L3_ICM	0x80000005	0	|L3I cache misses|
 |Level 3 instruction cache misses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_TCM	0x80000006	2	|L1 cache misses|
 |Level 1 cache misses|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000006 |L1D:REPLACEMENT|
 Native Code[1]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L2_TCM	0x80000007	1	|L2 cache misses|
 |Level 2 cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000b |LLC_REFERENCES|
PAPI_L3_TCM	0x80000008	1	|L3 cache misses|
 |Level 3 cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000010 |LLC_MISSES|
PAPI_CA_SNP	0x80000009	1	|Snoop Requests|
 |Requests for a snoop|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000011 |OFFCORE_RESPONSE_0:SNP_ANY|
PAPI_CA_SHR	0x8000000a	1	|Ex Acces shared CL|
 |Requests for exclusive access to shared cache line|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000012 |OFFCORE_REQUESTS:ALL_DATA_RD|
PAPI_CA_CLN	0x8000000b	1	|Ex Access clean CL|
 |Requests for exclusive access to clean cache line|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000013 |OFFCORE_REQUESTS:DEMAND_RFO|
PAPI_CA_INV	0x8000000c	0	|Cache ln invalid|
 |Requests for cache line invalidation|
 ||
 |NOT_DERIVED|
 ||
PAPI_CA_ITV	0x8000000d	1	|Cache ln intervene|
 |Requests for cache line intervention|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000014 |OFFCORE_RESPONSE_0:SNP_FWD|
PAPI_L3_LDM	0x8000000e	1	|L3 load misses|
 |Level 3 load misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000f |MEM_LOAD_UOPS_RETIRED:L3_MISS|
PAPI_L3_STM	0x8000000f	0	|L3 store misses|
 |Level 3 store misses|
 ||
 |NOT_DERIVED|
 ||
PAPI_BRU_IDL	0x80000010	0	|Branch idle cycles|
 |Cycles branch units are idle|
 ||
 |NOT_DERIVED|
 ||
PAPI_FXU_IDL	0x80000011	0	|IU idle cycles|
 |Cycles integer units are idle|
 ||
 |NOT_DERIVED|
 ||
PAPI_FPU_IDL	0x80000012	0	|FPU idle cycles|
 |Cycles floating point units are idle|
 ||
 |NOT_DERIVED|
 ||
PAPI_LSU_IDL	0x80000013	0	|L/SU idle cycles|
 |Cycles load/store units are idle|
 ||
 |NOT_DERIVED|
 ||
PAPI_TLB_DM	0x80000014	2	|Data TLB misses|
 |Data translation lookaside buffer misses|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000015 |DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK|
 Native Code[1]: 0x40000016 |DTLB_STORE_MISSES:MISS_CAUSES_A_WALK|
PAPI_TLB_IM	0x80000015	1	|Instr TLB misses|
 |Instruction translation lookaside buffer misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000017 |ITLB_MISSES:MISS_CAUSES_A_WALK|
PAPI_TLB_TL	0x80000016	0	|Total TLB misses|
 |Total translation lookaside buffer misses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_LDM	0x80000017	1	|L1 load misses|
 |Level 1 load misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000008 |L2_RQSTS:ALL_DEMAND_DATA_RD|
PAPI_L1_STM	0x80000018	1	|L1 store misses|
 |Level 1 store misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000002a |L2_RQSTS:ALL_RFO|
PAPI_L2_LDM	0x80000019	1	|L2 load misses|
 |Level 2 load misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000c |L2_RQSTS:DEMAND_DATA_RD_MISS|
PAPI_L2_STM	0x8000001a	1	|L2 store misses|
 |Level 2 store misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000d |L2_RQSTS:DEMAND_RFO_MISS|
PAPI_BTAC_M	0x8000001b	0	|Br targt addr miss|
 |Branch target address cache misses|
 ||
 |NOT_DERIVED|
 ||
PAPI_PRF_DM	0x8000001c	1	|Data prefetch miss|
 |Data prefetch cache misses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000002d |L2_RQSTS:PF_MISS|
PAPI_L3_DCH	0x8000001d	0	|L3D cache hits|
 |Level 3 data cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_TLB_SD	0x8000001e	0	|TLB shootdowns|
 |Translation lookaside buffer shootdowns|
 ||
 |NOT_DERIVED|
 ||
PAPI_CSR_FAL	0x8000001f	0	|Failed store cond|
 |Failed store conditional instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_CSR_SUC	0x80000020	0	|Good store cond|
 |Successful store conditional instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_CSR_TOT	0x80000021	0	|Total store cond|
 |Total store conditional instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_MEM_SCY	0x80000022	0	|Stalled mem cycles|
 |Cycles Stalled Waiting for memory accesses|
 ||
 |NOT_DERIVED|
 ||
PAPI_MEM_RCY	0x80000023	0	|Stalled rd cycles|
 |Cycles Stalled Waiting for memory Reads|
 ||
 |NOT_DERIVED|
 ||
PAPI_MEM_WCY	0x80000024	1	|Stalled wr cycles|
 |Cycles Stalled Waiting for memory writes|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000018 |RESOURCE_STALLS:SB|
PAPI_STL_ICY	0x80000025	1	|No instr issue|
 |Cycles with no instruction issue|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000002e |IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE|
PAPI_FUL_ICY	0x80000026	2	|Max instr issue|
 |Cycles with maximum instruction issue|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x4000001b |IDQ:ALL_DSB_CYCLES_4_UOPS|
 Native Code[1]: 0x4000001c |IDQ:ALL_MITE_CYCLES_4_UOPS|
PAPI_STL_CCY	0x80000027	1	|No instr done|
 |Cycles with no instructions completed|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000001a |UOPS_RETIRED:ALL:c=1:i=1|
PAPI_FUL_CCY	0x80000028	1	|Max instr done|
 |Cycles with maximum instructions completed|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000001d |UOPS_RETIRED:ALL:c=4|
PAPI_HW_INT	0x80000029	0	|Hdw interrupts|
 |Hardware interrupts|
 ||
 |NOT_DERIVED|
 ||
PAPI_BR_UCN	0x8000002a	2	|Uncond branch|
 |Unconditional branch instructions|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000001e |BR_INST_RETIRED:ALL_BRANCHES|
 Native Code[1]: 0x4000001f |BR_INST_RETIRED:CONDITIONAL|
PAPI_BR_CN	0x8000002b	1	|Cond branch|
 |Conditional branch instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000001f |BR_INST_RETIRED:CONDITIONAL|
PAPI_BR_TKN	0x8000002c	2	|Cond branch taken|
 |Conditional branch instructions taken|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000001f |BR_INST_RETIRED:CONDITIONAL|
 Native Code[1]: 0x40000020 |BR_INST_RETIRED:NOT_TAKEN|
PAPI_BR_NTK	0x8000002d	1	|Cond br not taken|
 |Conditional branch instructions not taken|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000020 |BR_INST_RETIRED:NOT_TAKEN|
PAPI_BR_MSP	0x8000002e	1	|Cond br mspredictd|
 |Conditional branch instructions mispredicted|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000021 |BR_MISP_RETIRED:CONDITIONAL|
PAPI_BR_PRC	0x8000002f	2	|Cond br predicted|
 |Conditional branch instructions correctly predicted|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000001f |BR_INST_RETIRED:CONDITIONAL|
 Native Code[1]: 0x40000021 |BR_MISP_RETIRED:CONDITIONAL|
PAPI_FMA_INS	0x80000030	0	|FMAs completed|
 |FMA instructions completed|
 ||
 |NOT_DERIVED|
 ||
PAPI_TOT_IIS	0x80000031	0	|Instr issued|
 |Instructions issued|
 ||
 |NOT_DERIVED|
 ||
PAPI_TOT_INS	0x80000032	1	|Instr completed|
 |Instructions completed|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000001 |INST_RETIRED:ANY_P|
PAPI_INT_INS	0x80000033	0	|Int instructions|
 |Integer instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FP_INS	0x80000034	0	|FP instructions|
 |Floating point instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_LD_INS	0x80000035	1	|Loads|
 |Load instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000003 |MEM_UOPS_RETIRED:ALL_LOADS|
PAPI_SR_INS	0x80000036	1	|Stores|
 |Store instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000004 |MEM_UOPS_RETIRED:ALL_STORES|
PAPI_BR_INS	0x80000037	1	|Branches|
 |Branch instructions|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000001e |BR_INST_RETIRED:ALL_BRANCHES|
PAPI_VEC_INS	0x80000038	0	|Vector/SIMD instr|
 |Vector/SIMD instructions (could include integer)|
 ||
 |NOT_DERIVED|
 ||
PAPI_RES_STL	0x80000039	1	|Stalled res cycles|
 |Cycles stalled on any resource|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000019 |RESOURCE_STALLS:ANY|
PAPI_FP_STAL	0x8000003a	0	|Stalled FPU cycles|
 |Cycles the FP unit(s) are stalled|
 ||
 |NOT_DERIVED|
 ||
PAPI_TOT_CYC	0x8000003b	1	|Total cycles|
 |Total cycles|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000000 |CPU_CLK_THREAD_UNHALTED:THREAD_P|
PAPI_LST_INS	0x8000003c	2	|L/S completed|
 |Load/store instructions completed|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000003 |MEM_UOPS_RETIRED:ALL_LOADS|
 Native Code[1]: 0x40000004 |MEM_UOPS_RETIRED:ALL_STORES|
PAPI_SYC_INS	0x8000003d	0	|Syncs completed|
 |Synchronization instructions completed|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_DCH	0x8000003e	0	|L1D cache hits|
 |Level 1 data cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_DCH	0x8000003f	0	|L2D cache hits|
 |Level 2 data cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_DCA	0x80000040	0	|L1D cache accesses|
 |Level 1 data cache accesses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_DCA	0x80000041	1	|L2D cache accesses|
 |Level 2 data cache accesses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000007 |L2_RQSTS:ALL_DEMAND_REFERENCES|
PAPI_L3_DCA	0x80000042	2	|L3D cache accesses|
 |Level 3 data cache accesses|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000000b |LLC_REFERENCES|
 Native Code[1]: 0x4000000a |L2_RQSTS:CODE_RD_MISS|
PAPI_L1_DCR	0x80000043	0	|L1D cache reads|
 |Level 1 data cache reads|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_DCR	0x80000044	1	|L2D cache reads|
 |Level 2 data cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000008 |L2_RQSTS:ALL_DEMAND_DATA_RD|
PAPI_L3_DCR	0x80000045	1	|L3D cache reads|
 |Level 3 data cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000e |OFFCORE_REQUESTS:DEMAND_DATA_RD|
PAPI_L1_DCW	0x80000046	0	|L1D cache writes|
 |Level 1 data cache writes|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_DCW	0x80000047	2	|L2D cache writes|
 |Level 2 data cache writes|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x4000002b |L2_RQSTS:DEMAND_RFO_HIT|
 Native Code[1]: 0x4000002c |L2_RQSTS:RFO_HIT|
PAPI_L3_DCW	0x80000048	1	|L3D cache writes|
 |Level 3 data cache writes|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000d |L2_RQSTS:DEMAND_RFO_MISS|
PAPI_L1_ICH	0x80000049	0	|L1I cache hits|
 |Level 1 instruction cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_ICH	0x8000004a	1	|L2I cache hits|
 |Level 2 instruction cache hits|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000009 |L2_RQSTS:CODE_RD_HIT|
PAPI_L3_ICH	0x8000004b	0	|L3I cache hits|
 |Level 3 instruction cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_ICA	0x8000004c	0	|L1I cache accesses|
 |Level 1 instruction cache accesses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_ICA	0x8000004d	1	|L2I cache accesses|
 |Level 2 instruction cache accesses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L3_ICA	0x8000004e	1	|L3I cache accesses|
 |Level 3 instruction cache accesses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000a |L2_RQSTS:CODE_RD_MISS|
PAPI_L1_ICR	0x8000004f	0	|L1I cache reads|
 |Level 1 instruction cache reads|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_ICR	0x80000050	1	|L2I cache reads|
 |Level 2 instruction cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L3_ICR	0x80000051	1	|L3I cache reads|
 |Level 3 instruction cache reads|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000a |L2_RQSTS:CODE_RD_MISS|
PAPI_L1_ICW	0x80000052	0	|L1I cache writes|
 |Level 1 instruction cache writes|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_ICW	0x80000053	0	|L2I cache writes|
 |Level 2 instruction cache writes|
 ||
 |NOT_DERIVED|
 ||
PAPI_L3_ICW	0x80000054	0	|L3I cache writes|
 |Level 3 instruction cache writes|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_TCH	0x80000055	0	|L1 cache hits|
 |Level 1 total cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_TCH	0x80000056	0	|L2 cache hits|
 |Level 2 total cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L3_TCH	0x80000057	0	|L3 cache hits|
 |Level 3 total cache hits|
 ||
 |NOT_DERIVED|
 ||
PAPI_L1_TCA	0x80000058	0	|L1 cache accesses|
 |Level 1 total cache accesses|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_TCA	0x80000059	2	|L2 cache accesses|
 |Level 2 total cache accesses|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000007 |L2_RQSTS:ALL_DEMAND_REFERENCES|
 Native Code[1]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L3_TCA	0x8000005a	1	|L3 cache accesses|
 |Level 3 total cache accesses|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000b |LLC_REFERENCES|
PAPI_L1_TCR	0x8000005b	0	|L1 cache reads|
 |Level 1 total cache reads|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_TCR	0x8000005c	2	|L2 cache reads|
 |Level 2 total cache reads|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x40000008 |L2_RQSTS:ALL_DEMAND_DATA_RD|
 Native Code[1]: 0x40000005 |L2_RQSTS:ALL_CODE_RD|
PAPI_L3_TCR	0x8000005d	2	|L3 cache reads|
 |Level 3 total cache reads|
 ||
 |DERIVED_SUB|
 ||
 Native Code[0]: 0x4000000b |LLC_REFERENCES|
 Native Code[1]: 0x4000000d |L2_RQSTS:DEMAND_RFO_MISS|
PAPI_L1_TCW	0x8000005e	0	|L1 cache writes|
 |Level 1 total cache writes|
 ||
 |NOT_DERIVED|
 ||
PAPI_L2_TCW	0x8000005f	2	|L2 cache writes|
 |Level 2 total cache writes|
 ||
 |DERIVED_ADD|
 ||
 Native Code[0]: 0x4000002b |L2_RQSTS:DEMAND_RFO_HIT|
 Native Code[1]: 0x4000002c |L2_RQSTS:RFO_HIT|
PAPI_L3_TCW	0x80000060	1	|L3 cache writes|
 |Level 3 total cache writes|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x4000000d |L2_RQSTS:DEMAND_RFO_MISS|
PAPI_FML_INS	0x80000061	0	|FPU multiply|
 |Floating point multiply instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FAD_INS	0x80000062	0	|FPU add|
 |Floating point add instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FDV_INS	0x80000063	0	|FPU divide|
 |Floating point divide instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FSQ_INS	0x80000064	0	|FPU square root|
 |Floating point square root instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FNV_INS	0x80000065	0	|FPU inverse|
 |Floating point inverse instructions|
 ||
 |NOT_DERIVED|
 ||
PAPI_FP_OPS	0x80000066	0	|FP operations|
 |Floating point operations|
 ||
 |NOT_DERIVED|
 ||
PAPI_SP_OPS	0x80000067	4	|SP operations|
 |Floating point operations; optimized to count scaled single precision vector operations|
 ||
 |DERIVED_POSTFIX|
 |N0|N1|4|*|+|N2|8|*|+|N3|16|*|+||
 Native Code[0]: 0x40000026 |FP_ARITH:SCALAR_SINGLE|
 Native Code[1]: 0x40000027 |FP_ARITH:128B_PACKED_SINGLE|
 Native Code[2]: 0x40000028 |FP_ARITH:256B_PACKED_SINGLE|
 Native Code[3]: 0x40000029 |FP_ARITH:512B_PACKED_SINGLE|
PAPI_DP_OPS	0x80000068	4	|DP operations|
 |Floating point operations; optimized to count scaled double precision vector operations|
 ||
 |DERIVED_POSTFIX|
 |N0|N1|2|*|+|N2|4|*|+|N3|8|*|+||
 Native Code[0]: 0x40000022 |FP_ARITH:SCALAR_DOUBLE|
 Native Code[1]: 0x40000023 |FP_ARITH:128B_PACKED_DOUBLE|
 Native Code[2]: 0x40000024 |FP_ARITH:256B_PACKED_DOUBLE|
 Native Code[3]: 0x40000025 |FP_ARITH:512B_PACKED_DOUBLE|
PAPI_VEC_SP	0x80000069	4	|SP Vector/SIMD instr|
 |Single precision vector/SIMD instructions|
 ||
 |DERIVED_POSTFIX|
 |N0|N1|N2|N3|+|+|+||
 Native Code[0]: 0x40000026 |FP_ARITH:SCALAR_SINGLE|
 Native Code[1]: 0x40000027 |FP_ARITH:128B_PACKED_SINGLE|
 Native Code[2]: 0x40000028 |FP_ARITH:256B_PACKED_SINGLE|
 Native Code[3]: 0x40000029 |FP_ARITH:512B_PACKED_SINGLE|
PAPI_VEC_DP	0x8000006a	4	|DP Vector/SIMD instr|
 |Double precision vector/SIMD instructions|
 ||
 |DERIVED_POSTFIX|
 |N0|N1|N2|N3|+|+|+||
 Native Code[0]: 0x40000022 |FP_ARITH:SCALAR_DOUBLE|
 Native Code[1]: 0x40000023 |FP_ARITH:128B_PACKED_DOUBLE|
 Native Code[2]: 0x40000024 |FP_ARITH:256B_PACKED_DOUBLE|
 Native Code[3]: 0x40000025 |FP_ARITH:512B_PACKED_DOUBLE|
PAPI_REF_CYC	0x8000006b	1	|Reference cycles|
 |Reference clock cycles|
 ||
 |NOT_DERIVED|
 ||
 Native Code[0]: 0x40000002 |CPU_CLK_THREAD_UNHALTED:REF_XCLK|
-------------------------------------------------------------------------
Of 108 possible events, 59 are available, of which 18 are derived.

avail.c                                     PASSED
+ papi_native_avail
Available native events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.2.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz (85)
CPU Revision             : 4.000000
CPUID Info               : Family: 6  Model: 85  Stepping: 4
CPU Max Megahertz        : 3001
CPU Min Megahertz        : 1200
Hdw Threads per core     : 1
Cores per Socket         : 18
Sockets                  : 2
NUMA Nodes               : 2
CPUs per Node            : 18
Total CPUs               : 36
Running in a VM          : no
Number Hardware Counters : 11
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

===============================================================================
 Native Events in Component: perf_event
===============================================================================
| ix86arch::UNHALTED_CORE_CYCLES                                               |
|            count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::INSTRUCTION_RETIRED                                                |
|            count the number of instructions at retirement. For instructions t|
|            hat consists of multiple micro-ops, this event counts the retireme|
|            nt of the last micro-op of the instruction                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::UNHALTED_REFERENCE_CYCLES                                          |
|            count reference clock cycles while the clock signal on the specifi|
|            c core is running. The reference clock operates at a fixed frequen|
|            cy, irrespective of core frequency changes due to performance stat|
|            e transitions                                                     |
--------------------------------------------------------------------------------
| ix86arch::LLC_REFERENCES                                                     |
|            count each request originating from the core to reference a cache |
|            line in the last level cache. The count may include speculation, b|
|            ut excludes cache line fills due to hardware prefetch             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
--------------------------------------------------------------------------------
| ix86arch::LLC_MISSES                                                         |
|            count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
--------------------------------------------------------------------------------
| ix86arch::BRANCH_INSTRUCTIONS_RETIRED                                        |
|            count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::MISPREDICTED_BRANCH_RETIRED                                        |
|            count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CPU_CYCLES                                               |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CYCLES                                                                 |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CPU-CYCLES                                                             |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_INSTRUCTIONS                                             |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::INSTRUCTIONS                                                           |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_REFERENCES                                         |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::CACHE-REFERENCES                                                       |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_MISSES                                             |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::CACHE-MISSES                                                           |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                      |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCH-INSTRUCTIONS                                                    |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCHES                                                               |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_MISSES                                            |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-MISSES                                                          |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BUS_CYCLES                                               |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::BUS-CYCLES                                                             |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                                  |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-FRONTEND                                                |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-FRONTEND                                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-BACKEND                                                 |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-BACKEND                                                    |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_REF_CPU_CYCLES                                           |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::REF-CYCLES                                                             |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_CLOCK                                                |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::CPU-CLOCK                                                              |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_TASK_CLOCK                                               |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::TASK-CLOCK                                                             |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS                                              |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PAGE-FAULTS                                                            |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::FAULTS                                                                 |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CONTEXT_SWITCHES                                         |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CONTEXT-SWITCHES                                                       |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CS                                                                     |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_MIGRATIONS                                           |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::CPU-MIGRATIONS                                                         |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::MIGRATIONS                                                             |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MIN                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::MINOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::MAJOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1D                                                |
|            L1 data cache                                                     |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOADS                                                        |
|            L1 cache load accesses                                            |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOAD-MISSES                                                  |
|            L1 cache load misses                                              |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORES                                                       |
|            L1 cache store accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORE-MISSES                                                 |
|            L1 cache store misses                                             |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCHES                                                   |
|            L1 cache prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCH-MISSES                                              |
|            L1 cache prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1I                                                |
|            L1 instruction cache                                              |
|     :READ                                                                    |
|            read access                                                       |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOADS                                                        |
|            L1I cache load accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOAD-MISSES                                                  |
|            L1I cache load misses                                             |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCHES                                                   |
|            L1I cache prefetch accesses                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCH-MISSES                                              |
|            L1I cache prefetch misses                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_LL                                                 |
|            Last level cache                                                  |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::LLC-LOADS                                                              |
|            Last level cache load accesses                                    |
--------------------------------------------------------------------------------
| perf::LLC-LOAD-MISSES                                                        |
|            Last level cache load misses                                      |
--------------------------------------------------------------------------------
| perf::LLC-STORES                                                             |
|            Last level cache store accesses                                   |
--------------------------------------------------------------------------------
| perf::LLC-STORE-MISSES                                                       |
|            Last level cache store misses                                     |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCHES                                                         |
|            Last level cache prefetch accesses                                |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCH-MISSES                                                    |
|            Last level cache prefetch misses                                  |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_DTLB                                               |
|            Data Translation Lookaside Buffer                                 |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::DTLB-LOADS                                                             |
|            Data TLB load accesses                                            |
--------------------------------------------------------------------------------
| perf::DTLB-LOAD-MISSES                                                       |
|            Data TLB load misses                                              |
--------------------------------------------------------------------------------
| perf::DTLB-STORES                                                            |
|            Data TLB store accesses                                           |
--------------------------------------------------------------------------------
| perf::DTLB-STORE-MISSES                                                      |
|            Data TLB store misses                                             |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCHES                                                        |
|            Data TLB prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCH-MISSES                                                   |
|            Data TLB prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_ITLB                                               |
|            Instruction Translation Lookaside Buffer                          |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::ITLB-LOADS                                                             |
|            Instruction TLB load accesses                                     |
--------------------------------------------------------------------------------
| perf::ITLB-LOAD-MISSES                                                       |
|            Instruction TLB load misses                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_BPU                                                |
|            Branch Prediction Unit                                            |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-LOADS                                                           |
|            Branch  load accesses                                             |
--------------------------------------------------------------------------------
| perf::BRANCH-LOAD-MISSES                                                     |
|            Branch  load misses                                               |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_NODE                                               |
|            Node memory access                                                |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::NODE-LOADS                                                             |
|            Node  load accesses                                               |
--------------------------------------------------------------------------------
| perf::NODE-LOAD-MISSES                                                       |
|            Node  load misses                                                 |
--------------------------------------------------------------------------------
| perf::NODE-STORES                                                            |
|            Node  store accesses                                              |
--------------------------------------------------------------------------------
| perf::NODE-STORE-MISSES                                                      |
|            Node  store misses                                                |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCHES                                                        |
|            Node  prefetch accesses                                           |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCH-MISSES                                                   |
|            Node  prefetch misses                                             |
--------------------------------------------------------------------------------
| perf_raw::r0000                                                              |
|            perf_events raw event syntax: r[0-9a-fA-F]+                       |
--------------------------------------------------------------------------------
| UNHALTED_CORE_CYCLES                                                         |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UNHALTED_REFERENCE_CYCLES                                                    |
|            Unhalted reference cycles                                         |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTION_RETIRED                                                          |
|            Number of instructions at retirement                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTIONS_RETIRED                                                         |
|            This is an alias for INSTRUCTION_RETIRED                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BRANCH_INSTRUCTIONS_RETIRED                                                  |
|            Count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MISPREDICTED_BRANCH_RETIRED                                                  |
|            Count mispredicted branch instructions at retirement. Specifically|
|            , this event counts at retirement of the last micro-op of a branch|
|             instruction in the architectural path of the execution and experi|
|            enced misprediction in the branch prediction hardware             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BACLEARS                                                                     |
|            Branch re-steered                                                 |
|     :ANY                                                                     |
|            Number of front-end re-steers due to BPU misprediction            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_RETIRED                                                              |
|            Branch instructions retired (Precise Event)                       |
|     :CONDITIONAL                                                             |
|            Counts all taken and not taken macro conditional branch instructio|
|            ns                                                                |
|     :COND                                                                    |
|            Counts all taken and not taken macro conditional branch instructio|
|            ns                                                                |
|     :NEAR_CALL                                                               |
|            Counts all macro direct and indirect near calls                   |
|     :ALL_BRANCHES                                                            |
|            Counts all taken and not taken macro branches including far branch|
|            es (architectural event)                                          |
|     :NEAR_RETURN                                                             |
|            Counts the number of near ret instructions retired                |
|     :NOT_TAKEN                                                               |
|            Counts all not taken macro branch instructions retired            |
|     :NEAR_TAKEN                                                              |
|            Counts the number of near branch taken instructions retired       |
|     :FAR_BRANCH                                                              |
|            Counts the number of far branch instructions retired              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISP_RETIRED                                                              |
|            Mispredicted retired branches (Precise Event)                     |
|     :CONDITIONAL                                                             |
|            All mispredicted macro conditional branch instructions            |
|     :COND                                                                    |
|            All mispredicted macro conditional branch instructions            |
|     :ALL_BRANCHES                                                            |
|            All mispredicted macro branches (architectural event)             |
|     :NEAR_TAKEN                                                              |
|            Number of near branch instructions retired that were mispredicted |
|            and taken                                                         |
|     :NEAR_CALL                                                               |
|            Counts both taken and not taken retired mispredicted direct and in|
|            direct near calls, including both register and memory indirect.   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPU_CLK_THREAD_UNHALTED                                                      |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :REF_XCLK                                                                |
|            Count Xclk pulses (100Mhz) when the core is unhalted              |
|     :REF_XCLK_ANY                                                            |
|            Count Xclk pulses (100Mhz) when the at least one thread on the phy|
|            sical core is unhalted                                            |
|     :REF_P                                                                   |
|            Cycles when the core is unhalted (count at 100 Mhz)               |
|     :THREAD_P                                                                |
|            Cycles when thread is not halted                                  |
|     :ONE_THREAD_ACTIVE                                                       |
|            Counts Xclk (100Mhz) pulses when this thread is unhalted and the o|
|            ther thread is halted                                             |
|     :RING0_TRANS                                                             |
|            Counts when the current privilege level transitions from ring 1, 2|
|             or 3 to ring 0 (kernel)                                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPU_CLK_UNHALTED                                                             |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CYCLE_ACTIVITY                                                               |
|            Stalled cycles                                                    |
|     :CYCLES_L2_MISS                                                          |
|            Cycles with pending L2 miss demand loads outstanding              |
|     :CYCLES_L2_PENDING                                                       |
|            Cycles with pending L2 miss demand loads outstanding              |
|     :CYCLES_L3_MISS                                                          |
|            Cycles with L3 cache miss demand loads outstanding                |
|     :CYCLES_LDM_PENDING                                                      |
|            Cycles with L3 cache miss demand loads outstanding                |
|     :CYCLES_L1D_MISS                                                         |
|            Cycles with pending L1D load cache misses                         |
|     :CYCLES_L1D_PENDING                                                      |
|            Cycles with pending L1D load cache misses                         |
|     :CYCLES_MEM_ANY                                                          |
|            Cycles when memory subsystem has at least one outstanding load    |
|     :STALLS_L1D_MISS                                                         |
|            Execution stalls while at least one L1D demand load cache miss is |
|            outstanding                                                       |
|     :STALLS_L2_MISS                                                          |
|            Execution stalls while at least one L2 demand load is outstanding |
|     :STALLS_L3_MISS                                                          |
|            Execution stalls while at least one L3 demand load is outstanding |
|     :STALLS_MEM_ANY                                                          |
|            Execution stalls while at least one demand load is outstanding in |
|            the memory subsystem                                              |
|     :STALLS_TOTAL                                                            |
|            Total execution stalls in cycles                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_LOAD_MISSES                                                             |
|            Data TLB load misses                                              |
|     :MISS_CAUSES_A_WALK                                                      |
|            Misses in all DTLB levels that cause page walks                   |
|     :WALK_COMPLETED                                                          |
|            Number of misses in all TLB levels causing a page walk of any page|
|             size that completes                                              |
|     :WALK_COMPLETED_4K                                                       |
|            Number of misses in all TLB levels causing a page walk of 4KB page|
|             size that completes                                              |
|     :WALK_COMPLETED_2M_4M                                                    |
|            Number of misses in all TLB levels causing a page walk of 2MB/4MB |
|            page size that completes                                          |
|     :WALK_COMPLETED_1G                                                       |
|            Number of misses in all TLB levels causing a page walk of 1GB page|
|             size that completes                                              |
|     :WALK_ACTIVE                                                             |
|            Cycles with at least one hardware walker active for a load        |
|     :WALK_DURATION                                                           |
|            Cycles when hardware page walker is busy with page walks          |
|     :WALK_PENDING                                                            |
|            Cycles when hardware page walker is busy with page walks          |
|     :STLB_HIT                                                                |
|            Number of cache load STLB hits. No page walk                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_STORE_MISSES                                                            |
|            Data TLB store misses                                             |
|     :MISS_CAUSES_A_WALK                                                      |
|            Misses in all DTLB levels that cause page walks                   |
|     :WALK_COMPLETED                                                          |
|            Number of misses in all TLB levels causing a page walk of any page|
|             size that completes                                              |
|     :WALK_COMPLETED_4K                                                       |
|            Number of misses in all TLB levels causing a page walk of 4KB page|
|             size that completes                                              |
|     :WALK_COMPLETED_2M_4M                                                    |
|            Number of misses in all TLB levels causing a page walk of 2MB/4MB |
|            page size that completes                                          |
|     :WALK_COMPLETED_1G                                                       |
|            Number of misses in all TLB levels causing a page walk of 1GB page|
|             size that completes                                              |
|     :WALK_ACTIVE                                                             |
|            Cycles with at least one hardware walker active for a load        |
|     :WALK_DURATION                                                           |
|            Cycles when hardware page walker is busy with page walks          |
|     :WALK_PENDING                                                            |
|            Cycles when hardware page walker is busy with page walks          |
|     :STLB_HIT                                                                |
|            Number of cache load STLB hits. No page walk                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_ASSIST                                                                    |
|            X87 floating-point assists                                        |
|     :ANY                                                                     |
|            Cycles with any input/output SEE or FP assists                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| HLE_RETIRED                                                                  |
|            HLE execution (Precise Event)                                     |
|     :START                                                                   |
|            Number of times an HLE execution started                          |
|     :COMMIT                                                                  |
|            Number of times an HLE execution successfully committed           |
|     :ABORTED                                                                 |
|            Number of times an HLE execution aborted due to any reasons (multi|
|            ple categories may count as one) (Precise Event)                  |
|     :ABORTED_MEM                                                             |
|            Number of times an HLE execution aborted due to various memory eve|
|            nts                                                               |
|     :ABORTED_TMR                                                             |
|            Number of times an HLE execution aborted due to hardware timer exp|
|            iration                                                           |
|     :ABORTED_UNFRIENDLY                                                      |
|            Number of times an HLE execution aborted due to HLE-unfriendly ins|
|            tructions and certain events such as AD-assists                   |
|     :ABORTED_MEMTYPE                                                         |
|            Number of times an HLE execution aborted due to incompatible memor|
|            y type                                                            |
|     :ABORTED_EVENTS                                                          |
|            Number of times an HLE execution aborted due to none of the other |
|            4 reasons (e.g., interrupt)                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ICACHE_16B                                                                   |
|            Instruction Cache                                                 |
|     :IFDATA_STALL                                                            |
|            Cycles where a code fetch is stalled due to L1 instruction cache m|
|            iss                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ICACHE_64B                                                                   |
|            Instruction Cache                                                 |
|     :IFTAG_HIT                                                               |
|            Number of instruction fetch tag lookups that hit in the instructio|
|            n cache (L1I). Counts at 64-byte cache-line granularity           |
|     :IFTAG_MISS                                                              |
|            Number of instruction fetch tag lookups that miss in the instructi|
|            on cache (L1I). Counts at 64-byte cache-line granularity          |
|     :IFTAG_STALL                                                             |
|            Cycles where a code fetch is stalled due to L1 instruction cache t|
|            ag miss                                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IDQ                                                                          |
|            IDQ operations                                                    |
|     :MITE_UOPS                                                               |
|            Number of uops delivered to Instruction Decode Queue (IDQ) from MI|
|            TE path                                                           |
|     :DSB_UOPS                                                                |
|            Number of uops delivered to Instruction Decode Queue (IDQ) from De|
|            code Stream Buffer (DSB) path                                     |
|     :MS_DSB_UOPS                                                             |
|            Uops initiated by Decode Stream Buffer (DSB) that are being delive|
|            red to Instruction Decode Queue (IDQ) while Microcode Sequencer (M|
|            S) is busy                                                        |
|     :MS_MITE_UOPS                                                            |
|            Uops initiated by MITE and delivered to Instruction Decode Queue (|
|            IDQ) while Microcode Sequencer (MS) is busy                       |
|     :MS_UOPS                                                                 |
|            Number of Uops were delivered into Instruction Decode Queue (IDQ) |
|            from MS, initiated by Decode Stream Buffer (DSB) or MITE          |
|     :MS_UOPS_CYCLES                                                          |
|            Number of cycles that Uops were delivered into Instruction Decode |
|            Queue (IDQ) when MS_Busy, initiated by Decode Stream Buffer (DSB) |
|            or MITE                                                           |
|     :MS_SWITCHES                                                             |
|            Number of switches from DSB (Decode Stream Buffer) or MITE (legacy|
|             decode pipeline) to the Microcode Sequencer                      |
|     :MITE_UOPS_CYCLES                                                        |
|            Cycles when uops are being delivered to Instruction Decode Queue (|
|            IDQ) from MITE path                                               |
|     :DSB_UOPS_CYCLES                                                         |
|            Cycles when uops are being delivered to Instruction Decode Queue (|
|            IDQ) from Decode Stream Buffer (DSB) path                         |
|     :MS_DSB_UOPS_CYCLES                                                      |
|            Cycles when uops initiated by Decode Stream Buffer (DSB) are being|
|             delivered to Instruction Decode Queue (IDQ) while Microcode Seque|
|            ncer (MS) is busy                                                 |
|     :MS_DSB_OCCUR                                                            |
|            Deliveries to Instruction Decode Queue (IDQ) initiated by Decode S|
|            tream Buffer (DSB) while Microcode Sequencer (MS) is busy         |
|     :ALL_DSB_CYCLES_4_UOPS                                                   |
|            Cycles Decode Stream Buffer (DSB) is delivering 4 Uops            |
|     :ALL_DSB_CYCLES_ANY_UOPS                                                 |
|            Cycles Decode Stream Buffer (DSB) is delivering any Uop           |
|     :ALL_MITE_CYCLES_4_UOPS                                                  |
|            Cycles MITE is delivering 4 Uops                                  |
|     :ALL_MITE_CYCLES_ANY_UOPS                                                |
|            Cycles MITE is delivering any Uop                                 |
|     :ALL_MITE_UOPS                                                           |
|            Number of uops delivered to Instruction Decode Queue (IDQ) from an|
|            y path                                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IDQ_UOPS_NOT_DELIVERED                                                       |
|            Uops not delivered                                                |
|     :CORE                                                                    |
|            Count number of non-delivered uops to Resource Allocation Table (R|
|            AT)                                                               |
|     :CYCLES_0_UOPS_DELIV_CORE                                                |
|            Number of uops not delivered to Resource Allocation Table (RAT) pe|
|            r thread when backend is not stalled                              |
|     :CYCLES_FE_WAS_OK                                                        |
|            Count cycles front-end (FE) delivered 4 uops or Resource Allocatio|
|            n Table (RAT) was stalling front-end                              |
|     :CYCLES_LE_1_UOPS_DELIV_CORE                                             |
|            Count cycles per thread when 3 or more uops are not delivered to R|
|            esource Allocation Table (RAT) when backend is not stalled        |
|     :CYCLES_LE_2_UOPS_DELIV_CORE                                             |
|            Count cycles with less than 2 uops delivered by the front-end     |
|     :CYCLES_LE_3_UOPS_DELIV_CORE                                             |
|            Count cycles with less then 3 uops delivered by the front-end     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_RETIRED                                                                 |
|            Number of instructions retired (Precise Event)                    |
|     :ANY_P                                                                   |
|            Number of instructions retired. General Counter - architectural ev|
|            ent                                                               |
|     :ALL                                                                     |
|            Precise instruction retired event with HW to reduce effect of PEBS|
|             shadow in IP distribution (Precise Event)                        |
|     :TOTAL_CYCLES                                                            |
|            Number of cycles using always true condition                      |
|     :PREC_DIST                                                               |
|            Precise instruction retired event with HW to reduce effect of PEBS|
|             shadow in IP distribution (Precise event)                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INT_MISC                                                                     |
|            Miscellaneous interruptions                                       |
|     :RECOVERY_CYCLES                                                         |
|            Cycles waiting for the checkpoints in Resource Allocation Table (R|
|            AT) to be recovered after Nuke due to all other cases except JECle|
|            ar (e.g. whenever a ucode assist is needed like SSE exception, mem|
|            ory disambiguation, etc...)                                       |
|     :RECOVERY_CYCLES_ANY                                                     |
|            Core cycles the allocator was stalled due to recovery from earlier|
|             clear event for any thread running on the physical core (e.g. mis|
|            prediction or memory nuke)                                        |
|     :RECOVERY_STALLS_COUNT                                                   |
|            Number of occurrences waiting for Machine Clears                  |
|     :CLEAR_RESTEER_CYCLES                                                    |
|            Number of cycles the issue-stage is waiting for front-end to fetch|
|             from resteered path following branch misprediction or machine cle|
|            ar events                                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB                                                                         |
|            Instruction TLB                                                   |
|     :ITLB_FLUSH                                                              |
|            Flushing of the Instruction TLB (ITLB) pages independent of page s|
|            ize                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_MISSES                                                                  |
|            Instruction TLB misses                                            |
|     :MISS_CAUSES_A_WALK                                                      |
|            Misses in all DTLB levels that cause page walks                   |
|     :WALK_COMPLETED                                                          |
|            Number of misses in all TLB levels causing a page walk of any page|
|             size that completes                                              |
|     :WALK_COMPLETED_4K                                                       |
|            Number of misses in all TLB levels causing a page walk of 4KB page|
|             size that completes                                              |
|     :WALK_COMPLETED_2M_4M                                                    |
|            Number of misses in all TLB levels causing a page walk of 2MB/4MB |
|            page size that completes                                          |
|     :WALK_COMPLETED_1G                                                       |
|            Number of misses in all TLB levels causing a page walk of 1GB page|
|             size that completes                                              |
|     :WALK_DURATION                                                           |
|            Cycles when PMH is busy with page walks                           |
|     :WALK_PENDING                                                            |
|            Cycles when PMH is busy with page walks                           |
|     :STLB_HIT                                                                |
|            Number of cache load STLB hits. No page walk                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D                                                                          |
|            L1D cache                                                         |
|     :REPLACEMENT                                                             |
|            L1D Data line replacements                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_PEND_MISS                                                                |
|            L1D pending misses                                                |
|     :PENDING                                                                 |
|            Cycles with L1D load misses outstanding                           |
|     :FB_FULL                                                                 |
|            Number of times a request needed a fill buffer (FB) entry but ther|
|            e was no entry available for it. That is the FB unavailability was|
|             dominant reason for blocking the request. A request includes cach|
|            eable/uncacheable demands load, store or SW prefetch              |
|     :PENDING_CYCLES                                                          |
|            Cycles with L1D load misses outstanding                           |
|     :PENDING_CYCLES_ANY                                                      |
|            Cycles with L1D load misses outstanding from any thread           |
|     :OCCURRENCES                                                             |
|            Number L1D miss outstanding                                       |
|     :EDGE                                                                    |
|            Number L1D miss outstanding                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_IN                                                                  |
|            L2 lines allocated                                                |
|     :ALL                                                                     |
|            L2 cache lines filling L2                                         |
|     :ANY                                                                     |
|            L2 cache lines filling L2                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_OUT                                                                 |
|            L2 lines evicted                                                  |
|     :NON_SILENT                                                              |
|            TBD                                                               |
|     :USELESS_HWPREF                                                          |
|            Counts the number of lines that have been hardware prefetched but |
|            not used and now evicted by L2 cache                              |
|     :SILENT                                                                  |
|            TBD                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_RQSTS                                                                     |
|            L2 requests                                                       |
|     :DEMAND_DATA_RD_MISS                                                     |
|            Demand Data Read requests that miss L2 cache                      |
|     :DEMAND_DATA_RD_HIT                                                      |
|            Demand Data Read requests that hit L2 cache                       |
|     :DEMAND_RFO_MISS                                                         |
|            RFO requests that miss L2 cache                                   |
|     :RFO_MISS                                                                |
|            RFO requests that miss L2 cache                                   |
|     :DEMAND_RFO_HIT                                                          |
|            RFO requests that hit L2 cache                                    |
|     :RFO_HIT                                                                 |
|            RFO requests that hit L2 cache                                    |
|     :CODE_RD_MISS                                                            |
|            L2 cache misses when fetching instructions                        |
|     :ALL_DEMAND_MISS                                                         |
|            All demand requests that miss the L2 cache                        |
|     :CODE_RD_HIT                                                             |
|            L2 cache hits when fetching instructions, code reads              |
|     :MISS                                                                    |
|            All requests that miss the L2 cache                               |
|     :PF_MISS                                                                 |
|            Requests from the L1/L2/L3 hardware prefetchers or Load software p|
|            refetches that miss L2 cache                                      |
|     :PF_HIT                                                                  |
|            Requests from the L1/L2/L3 hardware prefetchers or Load software p|
|            refetches that hit L2 cache                                       |
|     :ALL_DEMAND_DATA_RD                                                      |
|            Any data read request to L2 cache                                 |
|     :ALL_RFO                                                                 |
|            Any data RFO request to L2 cache                                  |
|     :ALL_CODE_RD                                                             |
|            Any code read request to L2 cache                                 |
|     :ALL_DEMAND_REFERENCES                                                   |
|            All demand requests to L2 cache                                   |
|     :ALL_PF                                                                  |
|            Any L2 HW prefetch request to L2 cache                            |
|     :REFERENCES                                                              |
|            All requests to L2 cache                                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_TRANS                                                                     |
|            L2 transactions                                                   |
|     :L2_WB                                                                   |
|            L2 writebacks that access L2 cache                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LD_BLOCKS                                                                    |
|            Blocking loads                                                    |
|     :STORE_FORWARD                                                           |
|            Counts the number of loads blocked by overlapping with store buffe|
|            r entries that cannot be forwarded                                |
|     :NO_SR                                                                   |
|            number of times that split load operations are temporarily blocked|
|             because all resources for handling the split accesses are in use |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LD_BLOCKS_PARTIAL                                                            |
|            Partial load blocks                                               |
|     :ADDRESS_ALIAS                                                           |
|            False dependencies in MOB due to partial compare on address       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_HIT_PRE                                                                 |
|            Load dispatches                                                   |
|     :SW_PF                                                                   |
|            Demand load dispatches that hit L1D fill buffer (FB) allocated for|
|             software prefetch                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOCK_CYCLES                                                                  |
|            Locked cycles in L1D and L2                                       |
|     :CACHE_LOCK_DURATION                                                     |
|            cycles that the L1D is locked                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LONGEST_LAT_CACHE                                                            |
|            L3 cache                                                          |
|     :MISS                                                                    |
|            Core-originated cacheable demand requests missed LLC - architectur|
|            al event                                                          |
|     :REFERENCE                                                               |
|            Core-originated cacheable demand requests that refer to LLC - arch|
|            itectural event                                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACHINE_CLEARS                                                               |
|            Machine clear asserted                                            |
|     :COUNT                                                                   |
|            Number of machine clears (Nukes) of any type                      |
|     :MEMORY_ORDERING                                                         |
|            Number of Memory Ordering Machine Clears detected                 |
|     :SMC                                                                     |
|            Number of Self-modifying code (SMC) Machine Clears detected       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_L3_HIT_RETIRED                                                      |
|            L3 hit load uops retired (Precise Event)                          |
|     :XSNP_MISS                                                               |
|            Retired load uops which data sources were L3 hit and cross-core sn|
|            oop missed in on-pkg core cache                                   |
|     :XSNP_HIT                                                                |
|            Retired load uops which data sources were L3 and cross-core snoop |
|            hits in on-pkg core cache                                         |
|     :XSNP_HITM                                                               |
|            Load had HitM Response from a core on same socket (shared L3). (No|
|            n PEBS                                                            |
|     :XSNP_NONE                                                               |
|            Retired load uops which data sources were hits in L3 without snoop|
|            s required                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_L3_HIT_RETIRED                                                 |
|            L3 hit load uops retired (Precise Event)                          |
|     :XSNP_MISS                                                               |
|            Retired load uops which data sources were L3 hit and cross-core sn|
|            oop missed in on-pkg core cache                                   |
|     :XSNP_HIT                                                                |
|            Retired load uops which data sources were L3 and cross-core snoop |
|            hits in on-pkg core cache                                         |
|     :XSNP_HITM                                                               |
|            Load had HitM Response from a core on same socket (shared L3). (No|
|            n PEBS                                                            |
|     :XSNP_NONE                                                               |
|            Retired load uops which data sources were hits in L3 without snoop|
|            s required                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_LLC_HIT_RETIRED                                                |
|            L3 hit load uops retired (Precise Event)                          |
|     :XSNP_MISS                                                               |
|            Retired load uops which data sources were L3 hit and cross-core sn|
|            oop missed in on-pkg core cache                                   |
|     :XSNP_HIT                                                                |
|            Retired load uops which data sources were L3 and cross-core snoop |
|            hits in on-pkg core cache                                         |
|     :XSNP_HITM                                                               |
|            Load had HitM Response from a core on same socket (shared L3). (No|
|            n PEBS                                                            |
|     :XSNP_NONE                                                               |
|            Retired load uops which data sources were hits in L3 without snoop|
|            s required                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_RETIRED                                                             |
|            Retired load uops (Precise Event)                                 |
|     :L1_HIT                                                                  |
|            Retired load uops with L1 cache hits as data source               |
|     :L2_HIT                                                                  |
|            Retired load uops with L2 cache hits as data source               |
|     :L3_HIT                                                                  |
|            Retired load uops with L3 cache hits as data source               |
|     :L1_MISS                                                                 |
|            Retired load uops which missed the L1D                            |
|     :L2_MISS                                                                 |
|            Retired load uops which missed the L2. Unknown data source exclude|
|            d                                                                 |
|     :L3_MISS                                                                 |
|            Retired load uops which missed the L3                             |
|     :HIT_LFB                                                                 |
|            Retired load uops which missed L1 but hit line fill buffer (LFB)  |
|     :FB_HIT                                                                  |
|            Retired load uops which missed L1 but hit line fill buffer (LFB)  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_UOPS_RETIRED                                                        |
|            Retired load uops (Precise Event)                                 |
|     :L1_HIT                                                                  |
|            Retired load uops with L1 cache hits as data source               |
|     :L2_HIT                                                                  |
|            Retired load uops with L2 cache hits as data source               |
|     :L3_HIT                                                                  |
|            Retired load uops with L3 cache hits as data source               |
|     :L1_MISS                                                                 |
|            Retired load uops which missed the L1D                            |
|     :L2_MISS                                                                 |
|            Retired load uops which missed the L2. Unknown data source exclude|
|            d                                                                 |
|     :L3_MISS                                                                 |
|            Retired load uops which missed the L3                             |
|     :HIT_LFB                                                                 |
|            Retired load uops which missed L1 but hit line fill buffer (LFB)  |
|     :FB_HIT                                                                  |
|            Retired load uops which missed L1 but hit line fill buffer (LFB)  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_TRANS_RETIRED                                                            |
|            Memory transactions retired (Precise Event)                       |
|     :LOAD_LATENCY                                                            |
|            Memory load instructions retired above programmed clocks, minimum |
|            threshold value is 3 (Precise Event and ldlat required)           |
|     :LATENCY_ABOVE_THRESHOLD                                                 |
|            Memory load instructions retired above programmed clocks, minimum |
|            threshold value is 3 (Precise Event and ldlat required)           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
--------------------------------------------------------------------------------
| MEM_INST_RETIRED                                                             |
|            Memory instructions retired (Precise Event)                       |
|     :STLB_MISS_LOADS                                                         |
|            Load uops with true STLB miss retired to architected path         |
|     :STLB_MISS_STORES                                                        |
|            Store uops with true STLB miss retired to architected path        |
|     :LOCK_LOADS                                                              |
|            Load uops with locked access retired                              |
|     :SPLIT_LOADS                                                             |
|            Line-splitted load uops retired                                   |
|     :SPLIT_STORES                                                            |
|            Line-splitted store uops retired                                  |
|     :ALL_LOADS                                                               |
|            All load uops retired                                             |
|     :ALL_STORES                                                              |
|            All store uops retired                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_UOPS_RETIRED                                                             |
|            Memory instructions retired (Precise Event)                       |
|     :STLB_MISS_LOADS                                                         |
|            Load uops with true STLB miss retired to architected path         |
|     :STLB_MISS_STORES                                                        |
|            Store uops with true STLB miss retired to architected path        |
|     :LOCK_LOADS                                                              |
|            Load uops with locked access retired                              |
|     :SPLIT_LOADS                                                             |
|            Line-splitted load uops retired                                   |
|     :SPLIT_STORES                                                            |
|            Line-splitted store uops retired                                  |
|     :ALL_LOADS                                                               |
|            All load uops retired                                             |
|     :ALL_STORES                                                              |
|            All store uops retired                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MISALIGN_MEM_REF                                                             |
|            Misaligned memory references                                      |
|     :LOADS                                                                   |
|            Speculative cache-line split load uops dispatched to the L1D      |
|     :STORES                                                                  |
|            Speculative cache-line split store-address uops dispatched to L1D |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MOVE_ELIMINATION                                                             |
|            Move Elimination                                                  |
|     :INT_ELIMINATED                                                          |
|            Number of integer Move Elimination candidate uops that were elimin|
|            ated                                                              |
|     :SIMD_ELIMINATED                                                         |
|            Number of SIMD Move Elimination candidate uops that were eliminate|
|            d                                                                 |
|     :INT_NOT_ELIMINATED                                                      |
|            Number of integer Move Elimination candidate uops that were not el|
|            iminated                                                          |
|     :SIMD_NOT_ELIMINATED                                                     |
|            Number of SIMD Move Elimination candidate uops that were not elimi|
|            nated                                                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS                                                             |
|            Demand Data Read requests sent to uncore                          |
|     :DEMAND_DATA_RD                                                          |
|            Demand data read requests sent to uncore (use with HT off only)   |
|     :DEMAND_CODE_RD                                                          |
|            Demand code read requests sent to uncore (use with HT off only)   |
|     :DEMAND_RFO                                                              |
|            Demand RFOs requests sent to uncore (use with HT off only)        |
|     :ALL_DATA_RD                                                             |
|            Data read requests sent to uncore (use with HT off only)          |
|     :ALL_REQUESTS                                                            |
|            Number of memory transactions that reached the superqueue (SQ)    |
|     :L3_MISS_DEMAND_DATA_RD                                                  |
|            Number of demand data read requests which missed the L3 cache     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OTHER_ASSISTS                                                                |
|            Software assist                                                   |
|     :ANY                                                                     |
|            Number of times a microcode assist is invoked by HW other than FP-|
|            assist. Examples include AD (page Access Dirty) and AVX* related a|
|            ssists                                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RESOURCE_STALLS                                                              |
|            Cycles Allocation is stalled due to Resource Related reason       |
|     :ANY                                                                     |
|            Cycles Allocation is stalled due to Resource Related reason       |
|     :ALL                                                                     |
|            Cycles Allocation is stalled due to Resource Related reason       |
|     :RS                                                                      |
|            Stall cycles caused by absence of eligible entries in Reservation |
|            Station (RS)                                                      |
|     :SB                                                                      |
|            Cycles Allocator is stalled due to Store Buffer full (not includin|
|            g draining from synch)                                            |
|     :ROB                                                                     |
|            ROB full stall cycles                                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ROB_MISC_EVENTS                                                              |
|            ROB miscellaneous events                                          |
|     :LBR_INSERTS                                                             |
|            Count each time an new Last Branch Record (LBR) is inserted       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RS_EVENTS                                                                    |
|            Reservation Station                                               |
|     :EMPTY_CYCLES                                                            |
|            Cycles the Reservation Station (RS) is empty for this thread      |
|     :EMPTY_END                                                               |
|            Number of times the reservation station (RS) was empty            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RTM_RETIRED                                                                  |
|            Restricted Transaction Memory execution (Precise Event)           |
|     :START                                                                   |
|            Number of times an RTM execution started                          |
|     :COMMIT                                                                  |
|            Number of times an RTM execution successfully committed           |
|     :ABORTED                                                                 |
|            Number of times an RTM execution aborted due to any reasons (multi|
|            ple categories may count as one) (Precise Event)                  |
|     :ABORTED_MEM                                                             |
|            Number of times an RTM execution aborted due to various memory eve|
|            nts                                                               |
|     :ABORTED_TMR                                                             |
|            Number of times an RTM execution aborted due to uncommon condition|
|            s                                                                 |
|     :ABORTED_UNFRIENDLY                                                      |
|            Number of times an RTM execution aborted due to RTM-unfriendly ins|
|            tructions                                                         |
|     :ABORTED_MEMTYPE                                                         |
|            Number of times an RTM execution aborted due to incompatible memor|
|            y type                                                            |
|     :ABORTED_EVENTS                                                          |
|            Number of times an RTM execution aborted due to none of the other |
|            4 reasons (e.g., interrupt)                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TLB_FLUSH                                                                    |
|            TLB flushes                                                       |
|     :DTLB_THREAD                                                             |
|            Count number of DTLB flushes of thread-specific entries           |
|     :STLB_ANY                                                                |
|            Count number of any STLB flushes                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_EXECUTED                                                                |
|            Uops executed                                                     |
|     :THREAD                                                                  |
|            Number of uops executed per thread in each cycle                  |
|     :THREAD_CYCLES_GE_1                                                      |
|            Number of cycles with at least 1 uop is executed per thread       |
|     :THREAD_CYCLES_GE_2                                                      |
|            Number of cycles with at least 2 uops are executed per thread     |
|     :THREAD_CYCLES_GE_3                                                      |
|            Number of cycles with at least 3 uops are executed per thread     |
|     :THREAD_CYCLES_GE_4                                                      |
|            Number of cycles with at least 4 uops are executed per thread     |
|     :CORE                                                                    |
|            Number of uops executed from any thread in each cycle             |
|     :CORE_CYCLES_GE_1                                                        |
|            Number of cycles with at least 1 uop is executed for any thread   |
|     :CORE_CYCLES_GE_2                                                        |
|            Number of cycles with at least 2 uops are executed for any thread |
|     :CORE_CYCLES_GE_3                                                        |
|            Number of cycles with at least 3 uops are executed for any thread |
|     :CORE_CYCLES_GE_4                                                        |
|            Number of cycles with at least 4 uops are executed for any thread |
|     :STALL_CYCLES                                                            |
|            Number of cycles with no uops executed by thread                  |
|     :CORE_CYCLES_NONE                                                        |
|            Number of cycles with no uops executed from any thread            |
|     :X87                                                                     |
|            Number of x87 uops executed per thread                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LSD                                                                          |
|            Loop stream detector                                              |
|     :UOPS                                                                    |
|            Number of uops delivered by the Loop Stream Detector (LSD)        |
|     :CYCLES_4_UOPS                                                           |
|            Number of cycles the LSD delivered 4 uops which did not come from |
|            the decoder                                                       |
|     :CYCLES_ACTIVE                                                           |
|            Number of cycles the LSD delivered uops which did not come from th|
|            e decoder                                                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_DISPATCHED_PORT                                                         |
|            Uops dispatched to specific ports                                 |
|     :PORT_0                                                                  |
|            Cycles which a Uop is executed on port 0                          |
|     :PORT_1                                                                  |
|            Cycles which a Uop is executed on port 1                          |
|     :PORT_2                                                                  |
|            Cycles which a Uop is executed on port 2                          |
|     :PORT_3                                                                  |
|            Cycles which a Uop is executed on port 3                          |
|     :PORT_4                                                                  |
|            Cycles which a Uop is executed on port 4                          |
|     :PORT_5                                                                  |
|            Cycles which a Uop is executed on port 5                          |
|     :PORT_6                                                                  |
|            Cycles which a Uop is executed on port 6                          |
|     :PORT_7                                                                  |
|            Cycles which a Uop is executed on port 7                          |
|     :PORT_0_CORE                                                             |
|            tbd                                                               |
|     :PORT_1_CORE                                                             |
|            tbd                                                               |
|     :PORT_2_CORE                                                             |
|            tbd                                                               |
|     :PORT_3_CORE                                                             |
|            tbd                                                               |
|     :PORT_4_CORE                                                             |
|            tbd                                                               |
|     :PORT_5_CORE                                                             |
|            tbd                                                               |
|     :PORT_6_CORE                                                             |
|            tbd                                                               |
|     :PORT_7_CORE                                                             |
|            tbd                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_DISPATCHED                                                              |
|            Uops dispatched to specific ports                                 |
|     :PORT_0                                                                  |
|            Cycles which a Uop is executed on port 0                          |
|     :PORT_1                                                                  |
|            Cycles which a Uop is executed on port 1                          |
|     :PORT_2                                                                  |
|            Cycles which a Uop is executed on port 2                          |
|     :PORT_3                                                                  |
|            Cycles which a Uop is executed on port 3                          |
|     :PORT_4                                                                  |
|            Cycles which a Uop is executed on port 4                          |
|     :PORT_5                                                                  |
|            Cycles which a Uop is executed on port 5                          |
|     :PORT_6                                                                  |
|            Cycles which a Uop is executed on port 6                          |
|     :PORT_7                                                                  |
|            Cycles which a Uop is executed on port 7                          |
|     :PORT_0_CORE                                                             |
|            tbd                                                               |
|     :PORT_1_CORE                                                             |
|            tbd                                                               |
|     :PORT_2_CORE                                                             |
|            tbd                                                               |
|     :PORT_3_CORE                                                             |
|            tbd                                                               |
|     :PORT_4_CORE                                                             |
|            tbd                                                               |
|     :PORT_5_CORE                                                             |
|            tbd                                                               |
|     :PORT_6_CORE                                                             |
|            tbd                                                               |
|     :PORT_7_CORE                                                             |
|            tbd                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_ISSUED                                                                  |
|            Uops issued                                                       |
|     :ANY                                                                     |
|            Number of Uops issued by the Resource Allocation Table (RAT) to th|
|            e Reservation Station (RS)                                        |
|     :ALL                                                                     |
|            Number of Uops issued by the Resource Allocation Table (RAT) to th|
|            e Reservation Station (RS)                                        |
|     :VECTOR_WIDTH_MISMATCH                                                   |
|            Number of blend uops issued by the Resource Allocation table (RAT)|
|             to the Reservation Station (RS) in order to preserve upper bits o|
|            f vector registers                                                |
|     :FLAGS_MERGE                                                             |
|            Number of flags-merge uops being allocated. Such uops adds delay  |
|     :SLOW_LEA                                                                |
|            Number of slow LEA or similar uops allocated. Such uop has 3 sourc|
|            es regardless if result of LEA instruction or not                 |
|     :SINGLE_MUL                                                              |
|            Number of Multiply packed/scalar single precision uops allocated  |
|     :STALL_CYCLES                                                            |
|            Counts the number of cycles no uops issued by this thread         |
|     :CORE_STALL_CYCLES                                                       |
|            Counts the number of cycles no uops issued on this core           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ARITH                                                                        |
|            Arithmetic uop                                                    |
|     :DIVIDER_ACTIVE                                                          |
|            Cycles when divider is busy executing divide or square root operat|
|            ions on integers or floating-points                               |
|     :FPU_DIV_ACTIVE                                                          |
|            Cycles when divider is busy executing divide or square root operat|
|            ions on integers or floating-points                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_RETIRED                                                                 |
|            Uops retired (Precise Event)                                      |
|     :ALL                                                                     |
|            All uops that actually retired                                    |
|     :ANY                                                                     |
|            All uops that actually retired                                    |
|     :RETIRE_SLOTS                                                            |
|            number of retirement slots used non PEBS                          |
|     :STALL_CYCLES                                                            |
|            Cycles no executable uops retired (Precise Event)                 |
|     :TOTAL_CYCLES                                                            |
|            Number of cycles using always true condition applied to PEBS uops |
|            retired event                                                     |
|     :CORE_STALL_CYCLES                                                       |
|            Cycles no executable uops retired on core (Precise Event)         |
|     :STALL_OCCURRENCES                                                       |
|            Number of transitions from stalled to unstalled execution (Precise|
|             Event)                                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TX_MEM                                                                       |
|            Transactional memory aborts                                       |
|     :ABORT_CONFLICT                                                          |
|            Number of times a transactional abort was signaled due to data con|
|            flict on a transactionally accessed address                       |
|     :ABORT_CAPACITY                                                          |
|            Number of times a transactional abort was signaled due to data cap|
|            acity limitation                                                  |
|     :ABORT_HLE_STORE_TO_ELIDED_LOCK                                          |
|            Number of times a HLE transactional execution aborted due to a non|
|             xrelease prefixed instruction writing to an elided lock in the el|
|            ision buffer                                                      |
|     :ABORT_HLE_ELISION_BUFFER_NOT_EMPTY                                      |
|            Number of times a HLE transactional execution aborted due to NoAll|
|            ocatedElisionBuffer being non-zero                                |
|     :ABORT_HLE_ELISION_BUFFER_MISMATCH                                       |
|            Number of times a HLE transaction execution aborted due to xreleas|
|            e lock not satisfying the address and value requirements in the el|
|            ision buffer                                                      |
|     :ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT                          |
|            Number of times a HLE transaction execution aborted due to an unsu|
|            pported read alignment from the elision buffer                    |
|     :ABORT_HLE_ELISION_BUFFER_FULL                                           |
|            Number of times a HLE clock could not be elided due to ElisionBuff|
|            erAvailable being zero                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TX_EXEC                                                                      |
|            Transactional execution                                           |
|     :MISC1                                                                   |
|            Number of times a class of instructions that may cause a transacti|
|            onal abort was executed. Since this is the count of execution, it |
|            may not always cause a transactional abort                        |
|     :MISC2                                                                   |
|            Number of times a class of instructions that may cause a transacti|
|            onal abort was executed inside a transactional region             |
|     :MISC3                                                                   |
|            Number of times an instruction execution caused the supported nest|
|             count to be exceeded                                             |
|     :MISC4                                                                   |
|            Number of times an instruction a xbegin instruction was executed i|
|            nside HLE transactional region                                    |
|     :MISC5                                                                   |
|            Number of times an instruction with HLE xacquire prefix was execut|
|            ed inside a RTM transactional region                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS_OUTSTANDING                                                 |
|            Outstanding offcore requests                                      |
|     :ALL_DATA_RD_CYCLES                                                      |
|            Cycles with cacheable data read transactions in the superQ (use wi|
|            th HT off only)                                                   |
|     :DEMAND_CODE_RD_CYCLES                                                   |
|            Cycles with demand code reads transactions in the superQ (use with|
|             HT off only)                                                     |
|     :CYCLES_WITH_DEMAND_CODE_RD                                              |
|            Cycles with demand code reads transactions in the superQ (use with|
|             HT off only)                                                     |
|     :DEMAND_DATA_RD_CYCLES                                                   |
|            Cycles with demand data read transactions in the superQ (use with |
|            HT off only)                                                      |
|     :CYCLES_WITH_DEMAND_DATA_RD                                              |
|            Cycles with demand data read transactions in the superQ (use with |
|            HT off only)                                                      |
|     :ALL_DATA_RD                                                             |
|            Cacheable data read transactions in the superQ every cycle (use wi|
|            th HT off only)                                                   |
|     :DEMAND_CODE_RD                                                          |
|            Code read transactions in the superQ every cycle (use with HT off |
|            only)                                                             |
|     :DEMAND_DATA_RD                                                          |
|            Demand data read transactions in the superQ every cycle (use with |
|            HT off only)                                                      |
|     :DEMAND_DATA_RD_GE_6                                                     |
|            Cycles with at lesat 6 offcore outstanding demand data read reques|
|            ts in the uncore queue                                            |
|     :DEMAND_RFO                                                              |
|            Outstanding RFO (store) transactions in the superQ every cycle (us|
|            e with HT off only)                                               |
|     :DEMAND_RFO_CYCLES                                                       |
|            Cycles with outstanding RFO (store) transactions in the superQ (us|
|            e with HT off only)                                               |
|     :CYCLES_WITH_DEMAND_RFO                                                  |
|            Cycles with outstanding RFO (store) transactions in the superQ (us|
|            e with HT off only)                                               |
|     :L3_MISS_DEMAND_DATA_RD                                                  |
|            Number of offcore outstanding demand data read requests missing th|
|            e L3 cache every cycle                                            |
|     :L3_MISS_DEMAND_DATA_RD_GE_6                                             |
|            Number of cycles in which at least 6 demand data read requests mis|
|            sing the L3                                                       |
|     :CYCLES_WITH_L3_MISS_DEMAND_DATA_RD                                      |
|            Cycles with at least 1 Demand Data Read requests who miss L3 cache|
|             in the superQ                                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ILD_STALL                                                                    |
|            Instruction Length Decoder stalls                                 |
|     :LCP                                                                     |
|            Stall caused by changing prefix length of the instruction         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DSB2MITE_SWITCHES                                                            |
|            Number of DSB to MITE switches                                    |
|     :PENALTY_CYCLES                                                          |
|            Number of DSB to MITE switch true penalty cycles                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| EPT                                                                          |
|            Extended page table                                               |
|     :WALK_DURATION                                                           |
|            Cycles for an extended page table walk of any type                |
|     :WALK_PENDING                                                            |
|            Cycles for an extended page table walk of any type                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_ARITH                                                                     |
|            Floating-point                                                    |
|     :SCALAR_DOUBLE                                                           |
|            Number of scalar double precision floating-point arithmetic instru|
|            ctions (multiply by 1 to get flops)                               |
|     :SCALAR_SINGLE                                                           |
|            Number of scalar single precision floating-point arithmetic instru|
|            ctions (multiply by 1 to get flops)                               |
|     :128B_PACKED_DOUBLE                                                      |
|            Number of scalar 128-bit packed double precision floating-point ar|
|            ithmetic instructions (multiply by 2 to get flops)                |
|     :128B_PACKED_SINGLE                                                      |
|            Number of scalar 128-bit packed single precision floating-point ar|
|            ithmetic instructions (multiply by 4 to get flops)                |
|     :256B_PACKED_DOUBLE                                                      |
|            Number of scalar 256-bit packed double precision floating-point ar|
|            ithmetic instructions (multiply by 4 to get flops)                |
|     :256B_PACKED_SINGLE                                                      |
|            Number of scalar 256-bit packed single precision floating-point ar|
|            ithmetic instructions (multiply by 8 to get flops)                |
|     :512B_PACKED_DOUBLE                                                      |
|            Number of scalar 512-bit packed double precision floating-point ar|
|            ithmetic instructions (multiply by 8 to get flops)                |
|     :512B_PACKED_SINGLE                                                      |
|            Number of scalar 512-bit packed single precision floating-point ar|
|            ithmetic instructions (multiply by 16 to get flops)               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| EXE_ACTIVITY                                                                 |
|            Execution activity                                                |
|     :1_PORTS_UTIL                                                            |
|            Cycles with 1 uop executing across all ports and Reservation Stati|
|            on is not empty                                                   |
|     :2_PORTS_UTIL                                                            |
|            Cycles with 2 uops executing across all ports and Reservation Stat|
|            ion is not empty                                                  |
|     :3_PORTS_UTIL                                                            |
|            Cycles with 3 uops executing across all ports and Reservation Stat|
|            ion is not empty                                                  |
|     :4_PORTS_UTIL                                                            |
|            Cycles with 4 uops executing across all ports and Reservation Stat|
|            ion is not empty                                                  |
|     :BOUND_ON_STORES                                                         |
|            Cycles where the store buffer is full and no outstanding load     |
|     :EXE_BOUND_0_PORTS                                                       |
|            Cycles where no uop is executed and the Reservation Station was no|
|            t empty                                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FRONTEND_RETIRED                                                             |
|            Precise Front-End activity                                        |
|     :DSB_MISS                                                                |
|            Retired instructions experiencing decode stream buffer (DSB) miss |
|     :ITLB_MISS                                                               |
|            Retired instructions experiencing ITLB true miss                  |
|     :L1I_MISS                                                                |
|            Retired instructions experiencing L1I cache true miss             |
|     :L2_MISS                                                                 |
|            Retired instructions experiencing instruction L2 cache true miss  |
|     :STLB_MISS                                                               |
|            Retired instructions experiencing STLB (2nd level TLB) true miss  |
|     :IDQ_4_BUBBLES                                                           |
|            Retired instructions after an interval where the front-end did not|
|             deliver any uops (4 bubbles) for a period determined by the fe_th|
|            res modifier and which was not interrupted by a back-end stall    |
|     :IDQ_3_BUBBLES                                                           |
|            Counts instructions retired after an interval where the front-end |
|            did not deliver more than 1 uop (3 bubbles) for a period determine|
|            d by the fe_thres modifier and which was not interrupted by a back|
|            -end stall                                                        |
|     :IDQ_2_BUBBLES                                                           |
|            Counts instructions retired after an interval where the front-end |
|            did not deliver more than 2 uops (2 bubbles) for a period determin|
|            ed by the fe_thres modifier and which was not interrupted by a bac|
|            k-end stall                                                       |
|     :IDQ_1_BUBBLE                                                            |
|            Counts instructions retired after an interval where the front-end |
|            did not deliver more than 3 uops (1 bubble) for a period determine|
|            d by the fe_thres modifier and which was not interrupted by a back|
|            -end stall                                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
--------------------------------------------------------------------------------
| HW_INTERRUPTS                                                                |
|            Number of hardware interrupts received by the processor           |
|     :RECEIVED                                                                |
|            Number of hardware interrupts received by the processor           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SQ_MISC                                                                      |
|            SuperQueue miscellaneous                                          |
|     :SPLIT_LOCK                                                              |
|            Number of split locks in the super queue (SQ)                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_LOAD_MISC_RETIRED                                                        |
|            Load retired miscellaneous                                        |
|     :UC                                                                      |
|            Number of uncached load retired                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS_BUFFER                                                      |
|            Offcore requests buffer                                           |
|     :SQ_FULL                                                                 |
|            Number of requests for which the offcore buffer (SQ) is full      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_RESPONSE_0                                                           |
|            Offcore response event (must provide at least one request type and|
|             either any_response or any combination of supplier + snoop)      |
|     :DMND_DATA_RD                                                            |
|            Request: number of demand and DCU prefetch data reads of full and |
|            partial cachelines as well as demand data page table entry cacheli|
|            ne reads. Does not count L2 data read prefetches or instruction fe|
|            tches                                                             |
|     :DMND_RFO                                                                |
|            Request: number of demand and DCU prefetch reads for ownership (RF|
|            O) requests generated by a write to data cacheline. Does not count|
|             L2 RFO prefetches                                                |
|     :DMND_IFETCH                                                             |
|            Request: number of demand and DCU prefetch instruction cacheline r|
|            eads. Does not count L2 code read prefetches                      |
|     :WB                                                                      |
|            Request: number of writebacks (modified to exclusive) transactions|
|                                                                              |
|     :PF_DATA_RD                                                              |
|            Request: number of data cacheline reads generated by L2 prefetcher|
|            s                                                                 |
|     :PF_RFO                                                                  |
|            Request: number of RFO requests generated by L2 prefetchers       |
|     :PF_IFETCH                                                               |
|            Request: number of code reads generated by L2 prefetchers         |
|     :PF_L3_DATA_RD                                                           |
|            Request: number of L2 prefetcher requests for loads that end up in|
|             L3                                                               |
|     :PF_L3_RFO                                                               |
|            Request: number of RFO requests generated by L2 prefetcher that en|
|            d up in L3                                                        |
|     :PF_L3_IFETCH                                                            |
|            Request: number of L2 prefetcher requests to L3 for instruction fe|
|            tches                                                             |
|     :BUS_LOCKS                                                               |
|            Request: number bus lock and split lock requests                  |
|     :STRM_ST                                                                 |
|            Request: number of streaming store requests                       |
|     :OTHER                                                                   |
|            Request: counts one of the following transaction types, including |
|            L3 invalidate, I/O, full or partial writes, WC or non-temporal sto|
|            res, CLFLUSH, Fences, lock, unlock, split lock                    |
|     :ANY_IFETCH                                                              |
|            Request: combination of PF_IFETCH | DMND_IFETCH | PF_L3_IFETCH    |
|     :ANY_REQUEST                                                             |
|            Request: combination of all request umasks                        |
|     :ANY_DATA                                                                |
|            Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD   |
|     :ANY_RFO                                                                 |
|            Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO            |
|     :ANY_RESPONSE                                                            |
|            Response: count any response type                                 |
|     :NO_SUPP                                                                 |
|            Supplier: counts number of times supplier information is not avail|
|            able                                                              |
|     :L3_HITM                                                                 |
|            Supplier: counts L3 hits in M-state (initial lookup)              |
|     :L3_HITE                                                                 |
|            Supplier: counts L3 hits in E-state                               |
|     :L3_HITS                                                                 |
|            Supplier: counts L3 hits in S-state                               |
|     :L3_HITF                                                                 |
|            Supplier: counts L3 hits in F-state                               |
|     :L3_HITMESF                                                              |
|            Supplier: counts L3 hits in any state (M, E, S, F)                |
|     :L3_HIT                                                                  |
|            Alias for L3_HITMESF                                              |
|     :L4_HIT_LOCAL_L4                                                         |
|            Supplier: L4 local hit                                            |
|     :L3_MISS_LOCAL                                                           |
|            Supplier: counts L3 misses to local DRAM                          |
|     :L3_MISS                                                                 |
|            Supplier: counts L3 misses                                        |
|     :SPL_HIT                                                                 |
|            Snoop: counts L3 supplier hit                                     |
|     :SNP_NONE                                                                |
|            Snoop: counts number of times no snoop-related information is avai|
|            lable                                                             |
|     :SNP_NOT_NEEDED                                                          |
|            Snoop: counts the number of times no snoop was needed to satisfy t|
|            he request                                                        |
|     :SNP_MISS                                                                |
|            Snoop: counts number of times a snoop was needed and it missed all|
|             snooped caches                                                   |
|     :SNP_NO_FWD                                                              |
|            Snoop: counts number of times a snoop was needed and it hit in at |
|            leas one snooped cache                                            |
|     :SNP_FWD                                                                 |
|            Snoop: counts number of times a snoop was needed and data was forw|
|            arded from a remote socket                                        |
|     :HITM                                                                    |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :SNP_HITM                                                                |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :NON_DRAM                                                                |
|            Snoop:  counts number of times target was a non-DRAM system addres|
|            s. This includes MMIO transactions                                |
|     :SNP_ANY                                                                 |
|            Snoop: any snoop reason                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_RESPONSE_1                                                           |
|            Offcore response event (must provide at least one request type and|
|             either any_response or any combination of supplier + snoop)      |
|     :DMND_DATA_RD                                                            |
|            Request: number of demand and DCU prefetch data reads of full and |
|            partial cachelines as well as demand data page table entry cacheli|
|            ne reads. Does not count L2 data read prefetches or instruction fe|
|            tches                                                             |
|     :DMND_RFO                                                                |
|            Request: number of demand and DCU prefetch reads for ownership (RF|
|            O) requests generated by a write to data cacheline. Does not count|
|             L2 RFO prefetches                                                |
|     :DMND_IFETCH                                                             |
|            Request: number of demand and DCU prefetch instruction cacheline r|
|            eads. Does not count L2 code read prefetches                      |
|     :WB                                                                      |
|            Request: number of writebacks (modified to exclusive) transactions|
|                                                                              |
|     :PF_DATA_RD                                                              |
|            Request: number of data cacheline reads generated by L2 prefetcher|
|            s                                                                 |
|     :PF_RFO                                                                  |
|            Request: number of RFO requests generated by L2 prefetchers       |
|     :PF_IFETCH                                                               |
|            Request: number of code reads generated by L2 prefetchers         |
|     :PF_L3_DATA_RD                                                           |
|            Request: number of L2 prefetcher requests for loads that end up in|
|             L3                                                               |
|     :PF_L3_RFO                                                               |
|            Request: number of RFO requests generated by L2 prefetcher that en|
|            d up in L3                                                        |
|     :PF_L3_IFETCH                                                            |
|            Request: number of L2 prefetcher requests to L3 for instruction fe|
|            tches                                                             |
|     :BUS_LOCKS                                                               |
|            Request: number bus lock and split lock requests                  |
|     :STRM_ST                                                                 |
|            Request: number of streaming store requests                       |
|     :OTHER                                                                   |
|            Request: counts one of the following transaction types, including |
|            L3 invalidate, I/O, full or partial writes, WC or non-temporal sto|
|            res, CLFLUSH, Fences, lock, unlock, split lock                    |
|     :ANY_IFETCH                                                              |
|            Request: combination of PF_IFETCH | DMND_IFETCH | PF_L3_IFETCH    |
|     :ANY_REQUEST                                                             |
|            Request: combination of all request umasks                        |
|     :ANY_DATA                                                                |
|            Request: combination of DMND_DATA | PF_DATA_RD | PF_LLC_DATA_RD   |
|     :ANY_RFO                                                                 |
|            Request: combination of DMND_RFO | PF_RFO | PF_LLC_RFO            |
|     :ANY_RESPONSE                                                            |
|            Response: count any response type                                 |
|     :NO_SUPP                                                                 |
|            Supplier: counts number of times supplier information is not avail|
|            able                                                              |
|     :L3_HITM                                                                 |
|            Supplier: counts L3 hits in M-state (initial lookup)              |
|     :L3_HITE                                                                 |
|            Supplier: counts L3 hits in E-state                               |
|     :L3_HITS                                                                 |
|            Supplier: counts L3 hits in S-state                               |
|     :L3_HITF                                                                 |
|            Supplier: counts L3 hits in F-state                               |
|     :L3_HITMESF                                                              |
|            Supplier: counts L3 hits in any state (M, E, S, F)                |
|     :L3_HIT                                                                  |
|            Alias for L3_HITMESF                                              |
|     :L4_HIT_LOCAL_L4                                                         |
|            Supplier: L4 local hit                                            |
|     :L3_MISS_LOCAL                                                           |
|            Supplier: counts L3 misses to local DRAM                          |
|     :L3_MISS                                                                 |
|            Supplier: counts L3 misses                                        |
|     :SPL_HIT                                                                 |
|            Snoop: counts L3 supplier hit                                     |
|     :SNP_NONE                                                                |
|            Snoop: counts number of times no snoop-related information is avai|
|            lable                                                             |
|     :SNP_NOT_NEEDED                                                          |
|            Snoop: counts the number of times no snoop was needed to satisfy t|
|            he request                                                        |
|     :SNP_MISS                                                                |
|            Snoop: counts number of times a snoop was needed and it missed all|
|             snooped caches                                                   |
|     :SNP_NO_FWD                                                              |
|            Snoop: counts number of times a snoop was needed and it hit in at |
|            leas one snooped cache                                            |
|     :SNP_FWD                                                                 |
|            Snoop: counts number of times a snoop was needed and data was forw|
|            arded from a remote socket                                        |
|     :HITM                                                                    |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :SNP_HITM                                                                |
|            Snoop: counts number of times a snoop was needed and it hitM-ed in|
|             local or remote cache                                            |
|     :NON_DRAM                                                                |
|            Snoop:  counts number of times target was a non-DRAM system addres|
|            s. This includes MMIO transactions                                |
|     :SNP_ANY                                                                 |
|            Snoop: any snoop reason                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :intx=0                                                                  |
|            monitor only inside transactional memory region                   |
|     :intxcp=0                                                                |
|            do not count occurrences inside aborted transactional memory regio|
|            n                                                                 |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: appio
===============================================================================
| appio:::READ_BYTES                                                           |
|            Bytes read                                                        |
--------------------------------------------------------------------------------
| appio:::READ_CALLS                                                           |
|            Number of read calls                                              |
--------------------------------------------------------------------------------
| appio:::READ_ERR                                                             |
|            Number of read calls that resulted in an error                    |
--------------------------------------------------------------------------------
| appio:::READ_INTERRUPTED                                                     |
|            Number of read calls that timed out or were interruped            |
--------------------------------------------------------------------------------
| appio:::READ_WOULD_BLOCK                                                     |
|            Number of read calls that would have blocked                      |
--------------------------------------------------------------------------------
| appio:::READ_SHORT                                                           |
|            Number of read calls that returned less bytes than requested      |
--------------------------------------------------------------------------------
| appio:::READ_EOF                                                             |
|            Number of read calls that returned an EOF                         |
--------------------------------------------------------------------------------
| appio:::READ_BLOCK_SIZE                                                      |
|            Average block size of reads                                       |
--------------------------------------------------------------------------------
| appio:::READ_USEC                                                            |
|            Real microseconds spent in reads                                  |
--------------------------------------------------------------------------------
| appio:::WRITE_BYTES                                                          |
|            Bytes written                                                     |
--------------------------------------------------------------------------------
| appio:::WRITE_CALLS                                                          |
|            Number of write calls                                             |
--------------------------------------------------------------------------------
| appio:::WRITE_ERR                                                            |
|            Number of write calls that resulted in an error                   |
--------------------------------------------------------------------------------
| appio:::WRITE_SHORT                                                          |
|            Number of write calls that wrote less bytes than requested        |
--------------------------------------------------------------------------------
| appio:::WRITE_INTERRUPTED                                                    |
|            Number of write calls that timed out or were interrupted          |
--------------------------------------------------------------------------------
| appio:::WRITE_WOULD_BLOCK                                                    |
|            Number of write calls that would have blocked                     |
--------------------------------------------------------------------------------
| appio:::WRITE_BLOCK_SIZE                                                     |
|            Mean block size of writes                                         |
--------------------------------------------------------------------------------
| appio:::WRITE_USEC                                                           |
|            Real microseconds spent in writes                                 |
--------------------------------------------------------------------------------
| appio:::OPEN_CALLS                                                           |
|            Number of open calls                                              |
--------------------------------------------------------------------------------
| appio:::OPEN_ERR                                                             |
|            Number of open calls that resulted in an error                    |
--------------------------------------------------------------------------------
| appio:::OPEN_FDS                                                             |
|            Number of currently open descriptors                              |
--------------------------------------------------------------------------------
| appio:::SELECT_USEC                                                          |
|            Real microseconds spent in select calls                           |
--------------------------------------------------------------------------------
| appio:::RECV_BYTES                                                           |
|            Bytes read in recv/recvmsg/recvfrom                               |
--------------------------------------------------------------------------------
| appio:::RECV_CALLS                                                           |
|            Number of recv/recvmsg/recvfrom calls                             |
--------------------------------------------------------------------------------
| appio:::RECV_ERR                                                             |
|            Number of recv/recvmsg/recvfrom calls that resulted in an error   |
--------------------------------------------------------------------------------
| appio:::RECV_INTERRUPTED                                                     |
|            Number of recv/recvmsg/recvfrom calls that timed out or were inter|
|            ruped                                                             |
--------------------------------------------------------------------------------
| appio:::RECV_WOULD_BLOCK                                                     |
|            Number of recv/recvmsg/recvfrom calls that would have blocked     |
--------------------------------------------------------------------------------
| appio:::RECV_SHORT                                                           |
|            Number of recv/recvmsg/recvfrom calls that returned less bytes tha|
|            n requested                                                       |
--------------------------------------------------------------------------------
| appio:::RECV_EOF                                                             |
|            Number of recv/recvmsg/recvfrom calls that returned an EOF        |
--------------------------------------------------------------------------------
| appio:::RECV_BLOCK_SIZE                                                      |
|            Average block size of recv/recvmsg/recvfrom                       |
--------------------------------------------------------------------------------
| appio:::RECV_USEC                                                            |
|            Real microseconds spent in recv/recvmsg/recvfrom                  |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_BYTES                                                      |
|            Bytes read from socket                                            |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_CALLS                                                      |
|            Number of read calls on socket                                    |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_ERR                                                        |
|            Number of read calls on socket that resulted in an error          |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_SHORT                                                      |
|            Number of read calls on socket that returned less bytes than reque|
|            sted                                                              |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_WOULD_BLOCK                                                |
|            Number of read calls on socket that would have blocked            |
--------------------------------------------------------------------------------
| appio:::SOCK_READ_USEC                                                       |
|            Real microseconds spent in read(s) on socket(s)                   |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_BYTES                                                     |
|            Bytes written to socket                                           |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_CALLS                                                     |
|            Number of write calls to socket                                   |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_ERR                                                       |
|            Number of write calls to socket that resulted in an error         |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_SHORT                                                     |
|            Number of write calls to socket that wrote less bytes than request|
|            ed                                                                |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_WOULD_BLOCK                                               |
|            Number of write calls to socket that would have blocked           |
--------------------------------------------------------------------------------
| appio:::SOCK_WRITE_USEC                                                      |
|            Real microseconds spent in write(s) to socket(s)                  |
--------------------------------------------------------------------------------
| appio:::SEEK_CALLS                                                           |
|            Number of seek calls                                              |
--------------------------------------------------------------------------------
| appio:::SEEK_ABS_STRIDE_SIZE                                                 |
|            Average absolute stride size of seeks                             |
--------------------------------------------------------------------------------
| appio:::SEEK_USEC                                                            |
|            Real microseconds spent in seek calls                             |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: coretemp
===============================================================================
| coretemp:::hwmon0:temp1_input                                                |
|            degrees C, coretemp module, label Physical id 0                   |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp2_input                                                |
|            degrees C, coretemp module, label Core 0                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp3_input                                                |
|            degrees C, coretemp module, label Core 1                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp4_input                                                |
|            degrees C, coretemp module, label Core 2                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp5_input                                                |
|            degrees C, coretemp module, label Core 3                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp6_input                                                |
|            degrees C, coretemp module, label Core 4                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp10_input                                               |
|            degrees C, coretemp module, label Core 8                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp11_input                                               |
|            degrees C, coretemp module, label Core 9                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp12_input                                               |
|            degrees C, coretemp module, label Core 10                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp13_input                                               |
|            degrees C, coretemp module, label Core 11                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp18_input                                               |
|            degrees C, coretemp module, label Core 16                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp19_input                                               |
|            degrees C, coretemp module, label Core 17                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp20_input                                               |
|            degrees C, coretemp module, label Core 18                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp21_input                                               |
|            degrees C, coretemp module, label Core 19                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp22_input                                               |
|            degrees C, coretemp module, label Core 20                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp26_input                                               |
|            degrees C, coretemp module, label Core 24                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp27_input                                               |
|            degrees C, coretemp module, label Core 25                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp28_input                                               |
|            degrees C, coretemp module, label Core 26                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon0:temp29_input                                               |
|            degrees C, coretemp module, label Core 27                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp1_input                                                |
|            degrees C, coretemp module, label Physical id 1                   |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp2_input                                                |
|            degrees C, coretemp module, label Core 0                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp3_input                                                |
|            degrees C, coretemp module, label Core 1                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp4_input                                                |
|            degrees C, coretemp module, label Core 2                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp5_input                                                |
|            degrees C, coretemp module, label Core 3                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp6_input                                                |
|            degrees C, coretemp module, label Core 4                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp10_input                                               |
|            degrees C, coretemp module, label Core 8                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp11_input                                               |
|            degrees C, coretemp module, label Core 9                          |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp12_input                                               |
|            degrees C, coretemp module, label Core 10                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp13_input                                               |
|            degrees C, coretemp module, label Core 11                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp18_input                                               |
|            degrees C, coretemp module, label Core 16                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp19_input                                               |
|            degrees C, coretemp module, label Core 17                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp20_input                                               |
|            degrees C, coretemp module, label Core 18                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp21_input                                               |
|            degrees C, coretemp module, label Core 19                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp22_input                                               |
|            degrees C, coretemp module, label Core 20                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp26_input                                               |
|            degrees C, coretemp module, label Core 24                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp27_input                                               |
|            degrees C, coretemp module, label Core 25                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp28_input                                               |
|            degrees C, coretemp module, label Core 26                         |
--------------------------------------------------------------------------------
| coretemp:::hwmon1:temp29_input                                               |
|            degrees C, coretemp module, label Core 27                         |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: example
===============================================================================
| example:::EXAMPLE_ZERO                                                       |
|            This is an example counter, that always returns 0                 |
--------------------------------------------------------------------------------
| example:::EXAMPLE_CONSTANT                                                   |
|            This is an example counter, that always returns a constant value o|
|            f 42                                                              |
--------------------------------------------------------------------------------
| example:::EXAMPLE_AUTOINC                                                    |
|            This is an example counter, that reports a per-thread  auto-increm|
|            enting value                                                      |
--------------------------------------------------------------------------------
| example:::EXAMPLE_GLOBAL_AUTOINC                                             |
|            This is an example counter, that reports a global auto-incrementin|
|            g value                                                           |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: lmsensors
===============================================================================
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_input          |
|            LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_input            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_max            |
|            LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_max              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_crit           |
|            LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_crit             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_crit_alarm     |
|            LM_SENSORS.coretemp-isa-0000.Physical id 0.temp1_crit_alarm       |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 0.temp2_input                 |
|            LM_SENSORS.coretemp-isa-0000.Core 0.temp2_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 0.temp2_max                   |
|            LM_SENSORS.coretemp-isa-0000.Core 0.temp2_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 0.temp2_crit                  |
|            LM_SENSORS.coretemp-isa-0000.Core 0.temp2_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 0.temp2_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0000.Core 0.temp2_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 1.temp3_input                 |
|            LM_SENSORS.coretemp-isa-0000.Core 1.temp3_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 1.temp3_max                   |
|            LM_SENSORS.coretemp-isa-0000.Core 1.temp3_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 1.temp3_crit                  |
|            LM_SENSORS.coretemp-isa-0000.Core 1.temp3_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 1.temp3_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0000.Core 1.temp3_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 2.temp4_input                 |
|            LM_SENSORS.coretemp-isa-0000.Core 2.temp4_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 2.temp4_max                   |
|            LM_SENSORS.coretemp-isa-0000.Core 2.temp4_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 2.temp4_crit                  |
|            LM_SENSORS.coretemp-isa-0000.Core 2.temp4_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 2.temp4_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0000.Core 2.temp4_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 3.temp5_input                 |
|            LM_SENSORS.coretemp-isa-0000.Core 3.temp5_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 3.temp5_max                   |
|            LM_SENSORS.coretemp-isa-0000.Core 3.temp5_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 3.temp5_crit                  |
|            LM_SENSORS.coretemp-isa-0000.Core 3.temp5_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 3.temp5_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0000.Core 3.temp5_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 4.temp6_input                 |
|            LM_SENSORS.coretemp-isa-0000.Core 4.temp6_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 4.temp6_max                   |
|            LM_SENSORS.coretemp-isa-0000.Core 4.temp6_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 4.temp6_crit                  |
|            LM_SENSORS.coretemp-isa-0000.Core 4.temp6_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 4.temp6_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0000.Core 4.temp6_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 8.temp10_input                |
|            LM_SENSORS.coretemp-isa-0000.Core 8.temp10_input                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 8.temp10_max                  |
|            LM_SENSORS.coretemp-isa-0000.Core 8.temp10_max                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 8.temp10_crit                 |
|            LM_SENSORS.coretemp-isa-0000.Core 8.temp10_crit                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 8.temp10_crit_alarm           |
|            LM_SENSORS.coretemp-isa-0000.Core 8.temp10_crit_alarm             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 9.temp11_input                |
|            LM_SENSORS.coretemp-isa-0000.Core 9.temp11_input                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 9.temp11_max                  |
|            LM_SENSORS.coretemp-isa-0000.Core 9.temp11_max                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 9.temp11_crit                 |
|            LM_SENSORS.coretemp-isa-0000.Core 9.temp11_crit                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 9.temp11_crit_alarm           |
|            LM_SENSORS.coretemp-isa-0000.Core 9.temp11_crit_alarm             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 10.temp12_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 10.temp12_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 10.temp12_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 10.temp12_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 10.temp12_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 10.temp12_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 10.temp12_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 10.temp12_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 11.temp13_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 11.temp13_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 11.temp13_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 11.temp13_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 11.temp13_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 11.temp13_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 11.temp13_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 11.temp13_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 16.temp18_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 16.temp18_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 16.temp18_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 16.temp18_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 16.temp18_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 16.temp18_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 16.temp18_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 16.temp18_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 17.temp19_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 17.temp19_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 17.temp19_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 17.temp19_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 17.temp19_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 17.temp19_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 17.temp19_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 17.temp19_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 18.temp20_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 18.temp20_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 18.temp20_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 18.temp20_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 18.temp20_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 18.temp20_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 18.temp20_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 18.temp20_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 19.temp21_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 19.temp21_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 19.temp21_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 19.temp21_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 19.temp21_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 19.temp21_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 19.temp21_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 19.temp21_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 20.temp22_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 20.temp22_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 20.temp22_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 20.temp22_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 20.temp22_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 20.temp22_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 20.temp22_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 20.temp22_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 24.temp26_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 24.temp26_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 24.temp26_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 24.temp26_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 24.temp26_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 24.temp26_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 24.temp26_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 24.temp26_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 25.temp27_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 25.temp27_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 25.temp27_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 25.temp27_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 25.temp27_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 25.temp27_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 25.temp27_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 25.temp27_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 26.temp28_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 26.temp28_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 26.temp28_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 26.temp28_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 26.temp28_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 26.temp28_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 26.temp28_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 26.temp28_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 27.temp29_input               |
|            LM_SENSORS.coretemp-isa-0000.Core 27.temp29_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 27.temp29_max                 |
|            LM_SENSORS.coretemp-isa-0000.Core 27.temp29_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 27.temp29_crit                |
|            LM_SENSORS.coretemp-isa-0000.Core 27.temp29_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0000.Core 27.temp29_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0000.Core 27.temp29_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_input          |
|            LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_input            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_max            |
|            LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_max              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_crit           |
|            LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_crit             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_crit_alarm     |
|            LM_SENSORS.coretemp-isa-0001.Physical id 1.temp1_crit_alarm       |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 0.temp2_input                 |
|            LM_SENSORS.coretemp-isa-0001.Core 0.temp2_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 0.temp2_max                   |
|            LM_SENSORS.coretemp-isa-0001.Core 0.temp2_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 0.temp2_crit                  |
|            LM_SENSORS.coretemp-isa-0001.Core 0.temp2_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 0.temp2_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0001.Core 0.temp2_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 1.temp3_input                 |
|            LM_SENSORS.coretemp-isa-0001.Core 1.temp3_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 1.temp3_max                   |
|            LM_SENSORS.coretemp-isa-0001.Core 1.temp3_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 1.temp3_crit                  |
|            LM_SENSORS.coretemp-isa-0001.Core 1.temp3_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 1.temp3_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0001.Core 1.temp3_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 2.temp4_input                 |
|            LM_SENSORS.coretemp-isa-0001.Core 2.temp4_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 2.temp4_max                   |
|            LM_SENSORS.coretemp-isa-0001.Core 2.temp4_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 2.temp4_crit                  |
|            LM_SENSORS.coretemp-isa-0001.Core 2.temp4_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 2.temp4_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0001.Core 2.temp4_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 3.temp5_input                 |
|            LM_SENSORS.coretemp-isa-0001.Core 3.temp5_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 3.temp5_max                   |
|            LM_SENSORS.coretemp-isa-0001.Core 3.temp5_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 3.temp5_crit                  |
|            LM_SENSORS.coretemp-isa-0001.Core 3.temp5_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 3.temp5_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0001.Core 3.temp5_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 4.temp6_input                 |
|            LM_SENSORS.coretemp-isa-0001.Core 4.temp6_input                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 4.temp6_max                   |
|            LM_SENSORS.coretemp-isa-0001.Core 4.temp6_max                     |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 4.temp6_crit                  |
|            LM_SENSORS.coretemp-isa-0001.Core 4.temp6_crit                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 4.temp6_crit_alarm            |
|            LM_SENSORS.coretemp-isa-0001.Core 4.temp6_crit_alarm              |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 8.temp10_input                |
|            LM_SENSORS.coretemp-isa-0001.Core 8.temp10_input                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 8.temp10_max                  |
|            LM_SENSORS.coretemp-isa-0001.Core 8.temp10_max                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 8.temp10_crit                 |
|            LM_SENSORS.coretemp-isa-0001.Core 8.temp10_crit                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 8.temp10_crit_alarm           |
|            LM_SENSORS.coretemp-isa-0001.Core 8.temp10_crit_alarm             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 9.temp11_input                |
|            LM_SENSORS.coretemp-isa-0001.Core 9.temp11_input                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 9.temp11_max                  |
|            LM_SENSORS.coretemp-isa-0001.Core 9.temp11_max                    |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 9.temp11_crit                 |
|            LM_SENSORS.coretemp-isa-0001.Core 9.temp11_crit                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 9.temp11_crit_alarm           |
|            LM_SENSORS.coretemp-isa-0001.Core 9.temp11_crit_alarm             |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 10.temp12_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 10.temp12_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 10.temp12_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 10.temp12_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 10.temp12_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 10.temp12_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 10.temp12_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 10.temp12_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 11.temp13_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 11.temp13_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 11.temp13_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 11.temp13_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 11.temp13_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 11.temp13_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 11.temp13_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 11.temp13_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 16.temp18_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 16.temp18_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 16.temp18_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 16.temp18_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 16.temp18_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 16.temp18_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 16.temp18_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 16.temp18_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 17.temp19_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 17.temp19_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 17.temp19_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 17.temp19_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 17.temp19_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 17.temp19_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 17.temp19_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 17.temp19_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 18.temp20_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 18.temp20_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 18.temp20_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 18.temp20_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 18.temp20_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 18.temp20_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 18.temp20_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 18.temp20_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 19.temp21_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 19.temp21_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 19.temp21_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 19.temp21_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 19.temp21_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 19.temp21_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 19.temp21_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 19.temp21_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 20.temp22_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 20.temp22_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 20.temp22_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 20.temp22_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 20.temp22_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 20.temp22_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 20.temp22_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 20.temp22_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 24.temp26_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 24.temp26_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 24.temp26_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 24.temp26_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 24.temp26_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 24.temp26_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 24.temp26_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 24.temp26_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 25.temp27_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 25.temp27_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 25.temp27_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 25.temp27_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 25.temp27_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 25.temp27_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 25.temp27_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 25.temp27_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 26.temp28_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 26.temp28_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 26.temp28_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 26.temp28_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 26.temp28_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 26.temp28_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 26.temp28_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 26.temp28_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 27.temp29_input               |
|            LM_SENSORS.coretemp-isa-0001.Core 27.temp29_input                 |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 27.temp29_max                 |
|            LM_SENSORS.coretemp-isa-0001.Core 27.temp29_max                   |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 27.temp29_crit                |
|            LM_SENSORS.coretemp-isa-0001.Core 27.temp29_crit                  |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.coretemp-isa-0001.Core 27.temp29_crit_alarm          |
|            LM_SENSORS.coretemp-isa-0001.Core 27.temp29_crit_alarm            |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.power_meter-acpi-0.power1.power1_average             |
|            LM_SENSORS.power_meter-acpi-0.power1.power1_average               |
--------------------------------------------------------------------------------
| LM_SENSORS:::LM_SENSORS.power_meter-acpi-0.power1.power1_average_interval    |
|            LM_SENSORS.power_meter-acpi-0.power1.power1_average_interval      |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: lustre
===============================================================================
| lustre:::fefs-ffff882fd9ec1000/statsO*_llread                               |
|            bytes read on this lustre client                                  |
--------------------------------------------------------------------------------
| lustre:::fefs-ffff882fd9ec1000/statsO*_llwrite                              |
|            bytes written on this lustre client                               |
--------------------------------------------------------------------------------
| lustre:::fefs-ffff882fd9ec1000/statsO*_wrong_readahead                      |
|            bytes read but discarded due to readahead                         |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: net
===============================================================================
| net:::eno1:rx:bytes                                                          |
|            eno1 receive bytes                                                |
--------------------------------------------------------------------------------
| net:::eno1:rx:packets                                                        |
|            eno1 receive packets                                              |
--------------------------------------------------------------------------------
| net:::eno1:rx:errors                                                         |
|            eno1 receive errors                                               |
--------------------------------------------------------------------------------
| net:::eno1:rx:dropped                                                        |
|            eno1 receive dropped                                              |
--------------------------------------------------------------------------------
| net:::eno1:rx:fifo                                                           |
|            eno1 receive fifo                                                 |
--------------------------------------------------------------------------------
| net:::eno1:rx:frame                                                          |
|            eno1 receive frame                                                |
--------------------------------------------------------------------------------
| net:::eno1:rx:compressed                                                     |
|            eno1 receive compressed                                           |
--------------------------------------------------------------------------------
| net:::eno1:rx:multicast                                                      |
|            eno1 receive multicast                                            |
--------------------------------------------------------------------------------
| net:::eno1:tx:bytes                                                          |
|            eno1 transmit bytes                                               |
--------------------------------------------------------------------------------
| net:::eno1:tx:packets                                                        |
|            eno1 transmit packets                                             |
--------------------------------------------------------------------------------
| net:::eno1:tx:errors                                                         |
|            eno1 transmit errors                                              |
--------------------------------------------------------------------------------
| net:::eno1:tx:dropped                                                        |
|            eno1 transmit dropped                                             |
--------------------------------------------------------------------------------
| net:::eno1:tx:fifo                                                           |
|            eno1 transmit fifo                                                |
--------------------------------------------------------------------------------
| net:::eno1:tx:colls                                                          |
|            eno1 transmit colls                                               |
--------------------------------------------------------------------------------
| net:::eno1:tx:carrier                                                        |
|            eno1 transmit carrier                                             |
--------------------------------------------------------------------------------
| net:::eno1:tx:compressed                                                     |
|            eno1 transmit compressed                                          |
--------------------------------------------------------------------------------
| net:::lo:rx:bytes                                                            |
|            lo receive bytes                                                  |
--------------------------------------------------------------------------------
| net:::lo:rx:packets                                                          |
|            lo receive packets                                                |
--------------------------------------------------------------------------------
| net:::lo:rx:errors                                                           |
|            lo receive errors                                                 |
--------------------------------------------------------------------------------
| net:::lo:rx:dropped                                                          |
|            lo receive dropped                                                |
--------------------------------------------------------------------------------
| net:::lo:rx:fifo                                                             |
|            lo receive fifo                                                   |
--------------------------------------------------------------------------------
| net:::lo:rx:frame                                                            |
|            lo receive frame                                                  |
--------------------------------------------------------------------------------
| net:::lo:rx:compressed                                                       |
|            lo receive compressed                                             |
--------------------------------------------------------------------------------
| net:::lo:rx:multicast                                                        |
|            lo receive multicast                                              |
--------------------------------------------------------------------------------
| net:::lo:tx:bytes                                                            |
|            lo transmit bytes                                                 |
--------------------------------------------------------------------------------
| net:::lo:tx:packets                                                          |
|            lo transmit packets                                               |
--------------------------------------------------------------------------------
| net:::lo:tx:errors                                                           |
|            lo transmit errors                                                |
--------------------------------------------------------------------------------
| net:::lo:tx:dropped                                                          |
|            lo transmit dropped                                               |
--------------------------------------------------------------------------------
| net:::lo:tx:fifo                                                             |
|            lo transmit fifo                                                  |
--------------------------------------------------------------------------------
| net:::lo:tx:colls                                                            |
|            lo transmit colls                                                 |
--------------------------------------------------------------------------------
| net:::lo:tx:carrier                                                          |
|            lo transmit carrier                                               |
--------------------------------------------------------------------------------
| net:::lo:tx:compressed                                                       |
|            lo transmit compressed                                            |
--------------------------------------------------------------------------------
| net:::ib0:rx:bytes                                                           |
|            ib0 receive bytes                                                 |
--------------------------------------------------------------------------------
| net:::ib0:rx:packets                                                         |
|            ib0 receive packets                                               |
--------------------------------------------------------------------------------
| net:::ib0:rx:errors                                                          |
|            ib0 receive errors                                                |
--------------------------------------------------------------------------------
| net:::ib0:rx:dropped                                                         |
|            ib0 receive dropped                                               |
--------------------------------------------------------------------------------
| net:::ib0:rx:fifo                                                            |
|            ib0 receive fifo                                                  |
--------------------------------------------------------------------------------
| net:::ib0:rx:frame                                                           |
|            ib0 receive frame                                                 |
--------------------------------------------------------------------------------
| net:::ib0:rx:compressed                                                      |
|            ib0 receive compressed                                            |
--------------------------------------------------------------------------------
| net:::ib0:rx:multicast                                                       |
|            ib0 receive multicast                                             |
--------------------------------------------------------------------------------
| net:::ib0:tx:bytes                                                           |
|            ib0 transmit bytes                                                |
--------------------------------------------------------------------------------
| net:::ib0:tx:packets                                                         |
|            ib0 transmit packets                                              |
--------------------------------------------------------------------------------
| net:::ib0:tx:errors                                                          |
|            ib0 transmit errors                                               |
--------------------------------------------------------------------------------
| net:::ib0:tx:dropped                                                         |
|            ib0 transmit dropped                                              |
--------------------------------------------------------------------------------
| net:::ib0:tx:fifo                                                            |
|            ib0 transmit fifo                                                 |
--------------------------------------------------------------------------------
| net:::ib0:tx:colls                                                           |
|            ib0 transmit colls                                                |
--------------------------------------------------------------------------------
| net:::ib0:tx:carrier                                                         |
|            ib0 transmit carrier                                              |
--------------------------------------------------------------------------------
| net:::ib0:tx:compressed                                                      |
|            ib0 transmit compressed                                           |
--------------------------------------------------------------------------------
===============================================================================
 Native Events in Component: stealtime
===============================================================================
| stealtime:::TOTAL                                                            |
|            Total amount of steal time                                        |
--------------------------------------------------------------------------------
| stealtime:::CPU1                                                             |
|            Steal time for CPU 1                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU2                                                             |
|            Steal time for CPU 2                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU3                                                             |
|            Steal time for CPU 3                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU4                                                             |
|            Steal time for CPU 4                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU5                                                             |
|            Steal time for CPU 5                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU6                                                             |
|            Steal time for CPU 6                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU7                                                             |
|            Steal time for CPU 7                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU8                                                             |
|            Steal time for CPU 8                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU9                                                             |
|            Steal time for CPU 9                                              |
--------------------------------------------------------------------------------
| stealtime:::CPU10                                                            |
|            Steal time for CPU 10                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU11                                                            |
|            Steal time for CPU 11                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU12                                                            |
|            Steal time for CPU 12                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU13                                                            |
|            Steal time for CPU 13                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU14                                                            |
|            Steal time for CPU 14                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU15                                                            |
|            Steal time for CPU 15                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU16                                                            |
|            Steal time for CPU 16                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU17                                                            |
|            Steal time for CPU 17                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU18                                                            |
|            Steal time for CPU 18                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU19                                                            |
|            Steal time for CPU 19                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU20                                                            |
|            Steal time for CPU 20                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU21                                                            |
|            Steal time for CPU 21                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU22                                                            |
|            Steal time for CPU 22                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU23                                                            |
|            Steal time for CPU 23                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU24                                                            |
|            Steal time for CPU 24                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU25                                                            |
|            Steal time for CPU 25                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU26                                                            |
|            Steal time for CPU 26                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU27                                                            |
|            Steal time for CPU 27                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU28                                                            |
|            Steal time for CPU 28                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU29                                                            |
|            Steal time for CPU 29                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU30                                                            |
|            Steal time for CPU 30                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU31                                                            |
|            Steal time for CPU 31                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU32                                                            |
|            Steal time for CPU 32                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU33                                                            |
|            Steal time for CPU 33                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU34                                                            |
|            Steal time for CPU 34                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU35                                                            |
|            Steal time for CPU 35                                             |
--------------------------------------------------------------------------------
| stealtime:::CPU36                                                            |
|            Steal time for CPU 36                                             |
--------------------------------------------------------------------------------

Total events reported: 492
native_avail.c                       PASSED
