/*******************************************************************************
* File Name: cyfitter.h
*
* PSoC Creator  4.2
*
* Description:
*
* This file provides basic startup and mux configuration settings
*
********************************************************************************
* Copyright (2019-2021) Cypress Semiconductor Corporation (an Infineon company) 
* or an affiliate of Cypress Semiconductor Corporation.
*
* Licensed under the Apache License, Version 2.0 (the "License"); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*****************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_3__0__MASK 0x40u
#define Pin_3__0__PC CYREG_PRT0_PC6
#define Pin_3__0__PORT 0u
#define Pin_3__0__SHIFT 6u
#define Pin_3__AG CYREG_PRT0_AG
#define Pin_3__AMUX CYREG_PRT0_AMUX
#define Pin_3__BIE CYREG_PRT0_BIE
#define Pin_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_3__BYP CYREG_PRT0_BYP
#define Pin_3__CTL CYREG_PRT0_CTL
#define Pin_3__DM0 CYREG_PRT0_DM0
#define Pin_3__DM1 CYREG_PRT0_DM1
#define Pin_3__DM2 CYREG_PRT0_DM2
#define Pin_3__DR CYREG_PRT0_DR
#define Pin_3__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_3__MASK 0x40u
#define Pin_3__PORT 0u
#define Pin_3__PRT CYREG_PRT0_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_3__PS CYREG_PRT0_PS
#define Pin_3__SHIFT 6u
#define Pin_3__SLW CYREG_PRT0_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_4__0__MASK 0x80u
#define Pin_4__0__PC CYREG_PRT3_PC7
#define Pin_4__0__PORT 3u
#define Pin_4__0__SHIFT 7u
#define Pin_4__AG CYREG_PRT3_AG
#define Pin_4__AMUX CYREG_PRT3_AMUX
#define Pin_4__BIE CYREG_PRT3_BIE
#define Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_4__BYP CYREG_PRT3_BYP
#define Pin_4__CTL CYREG_PRT3_CTL
#define Pin_4__DM0 CYREG_PRT3_DM0
#define Pin_4__DM1 CYREG_PRT3_DM1
#define Pin_4__DM2 CYREG_PRT3_DM2
#define Pin_4__DR CYREG_PRT3_DR
#define Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_4__MASK 0x80u
#define Pin_4__PORT 3u
#define Pin_4__PRT CYREG_PRT3_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_4__PS CYREG_PRT3_PS
#define Pin_4__SHIFT 7u
#define Pin_4__SLW CYREG_PRT3_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_5__0__MASK 0x01u
#define Pin_5__0__PC CYREG_PRT0_PC0
#define Pin_5__0__PORT 0u
#define Pin_5__0__SHIFT 0u
#define Pin_5__AG CYREG_PRT0_AG
#define Pin_5__AMUX CYREG_PRT0_AMUX
#define Pin_5__BIE CYREG_PRT0_BIE
#define Pin_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_5__BYP CYREG_PRT0_BYP
#define Pin_5__CTL CYREG_PRT0_CTL
#define Pin_5__DM0 CYREG_PRT0_DM0
#define Pin_5__DM1 CYREG_PRT0_DM1
#define Pin_5__DM2 CYREG_PRT0_DM2
#define Pin_5__DR CYREG_PRT0_DR
#define Pin_5__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_5__MASK 0x01u
#define Pin_5__PORT 0u
#define Pin_5__PRT CYREG_PRT0_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_5__PS CYREG_PRT0_PS
#define Pin_5__SHIFT 0u
#define Pin_5__SLW CYREG_PRT0_SLW

/* SWDIO */
#define SWDIO__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SWDIO__0__MASK 0x04u
#define SWDIO__0__PC CYREG_PRT12_PC2
#define SWDIO__0__PORT 12u
#define SWDIO__0__SHIFT 2u
#define SWDIO__AG CYREG_PRT12_AG
#define SWDIO__BIE CYREG_PRT12_BIE
#define SWDIO__BIT_MASK CYREG_PRT12_BIT_MASK
#define SWDIO__BYP CYREG_PRT12_BYP
#define SWDIO__DM0 CYREG_PRT12_DM0
#define SWDIO__DM1 CYREG_PRT12_DM1
#define SWDIO__DM2 CYREG_PRT12_DM2
#define SWDIO__DR CYREG_PRT12_DR
#define SWDIO__INP_DIS CYREG_PRT12_INP_DIS
#define SWDIO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SWDIO__MASK 0x04u
#define SWDIO__PORT 12u
#define SWDIO__PRT CYREG_PRT12_PRT
#define SWDIO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SWDIO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SWDIO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SWDIO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SWDIO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SWDIO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SWDIO__PS CYREG_PRT12_PS
#define SWDIO__SHIFT 2u
#define SWDIO__SIO_CFG CYREG_PRT12_SIO_CFG
#define SWDIO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SWDIO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SWDIO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SWDIO__SLW CYREG_PRT12_SLW

/* USBFS */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 6u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 6u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7u
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7u
#define USBFS_Dm__SLW CYREG_PRT15_SLW
#define USBFS_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6u
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6u
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 6u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 6u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x20u
#define USBFS_ep_1__INTC_NUMBER 5u
#define USBFS_ep_1__INTC_PRIOR_NUM 6u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x40u
#define USBFS_ep_2__INTC_NUMBER 6u
#define USBFS_ep_2__INTC_PRIOR_NUM 6u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_3__INTC_MASK 0x80u
#define USBFS_ep_3__INTC_NUMBER 7u
#define USBFS_ep_3__INTC_PRIOR_NUM 6u
#define USBFS_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBFS_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_4__INTC_MASK 0x100u
#define USBFS_ep_4__INTC_NUMBER 8u
#define USBFS_ep_4__INTC_PRIOR_NUM 6u
#define USBFS_ep_4__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBFS_ep_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_5__INTC_MASK 0x200u
#define USBFS_ep_5__INTC_NUMBER 9u
#define USBFS_ep_5__INTC_PRIOR_NUM 6u
#define USBFS_ep_5__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define USBFS_ep_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_6__INTC_MASK 0x400u
#define USBFS_ep_6__INTC_NUMBER 10u
#define USBFS_ep_6__INTC_PRIOR_NUM 6u
#define USBFS_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define USBFS_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_7__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_7__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_7__INTC_MASK 0x800u
#define USBFS_ep_7__INTC_NUMBER 11u
#define USBFS_ep_7__INTC_PRIOR_NUM 6u
#define USBFS_ep_7__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define USBFS_ep_7__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_7__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ord_int__INTC_MASK 0x2000000u
#define USBFS_ord_int__INTC_NUMBER 25u
#define USBFS_ord_int__INTC_PRIOR_NUM 6u
#define USBFS_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_sof_int__INTC_MASK 0x200000u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 6u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBFS_VBUS__0__INTTYPE CYREG_PICU1_INTTYPE7
#define USBFS_VBUS__0__MASK 0x80u
#define USBFS_VBUS__0__PC CYREG_PRT1_PC7
#define USBFS_VBUS__0__PORT 1u
#define USBFS_VBUS__0__SHIFT 7u
#define USBFS_VBUS__AG CYREG_PRT1_AG
#define USBFS_VBUS__AMUX CYREG_PRT1_AMUX
#define USBFS_VBUS__BIE CYREG_PRT1_BIE
#define USBFS_VBUS__BIT_MASK CYREG_PRT1_BIT_MASK
#define USBFS_VBUS__BYP CYREG_PRT1_BYP
#define USBFS_VBUS__CTL CYREG_PRT1_CTL
#define USBFS_VBUS__DM0 CYREG_PRT1_DM0
#define USBFS_VBUS__DM1 CYREG_PRT1_DM1
#define USBFS_VBUS__DM2 CYREG_PRT1_DM2
#define USBFS_VBUS__DR CYREG_PRT1_DR
#define USBFS_VBUS__INP_DIS CYREG_PRT1_INP_DIS
#define USBFS_VBUS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define USBFS_VBUS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define USBFS_VBUS__LCD_EN CYREG_PRT1_LCD_EN
#define USBFS_VBUS__MASK 0x80u
#define USBFS_VBUS__PORT 1u
#define USBFS_VBUS__PRT CYREG_PRT1_PRT
#define USBFS_VBUS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define USBFS_VBUS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define USBFS_VBUS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define USBFS_VBUS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define USBFS_VBUS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define USBFS_VBUS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define USBFS_VBUS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define USBFS_VBUS__PS CYREG_PRT1_PS
#define USBFS_VBUS__SHIFT 7u
#define USBFS_VBUS__SLW CYREG_PRT1_SLW

/* SWDCLK */
#define SWDCLK__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SWDCLK__0__MASK 0x08u
#define SWDCLK__0__PC CYREG_PRT12_PC3
#define SWDCLK__0__PORT 12u
#define SWDCLK__0__SHIFT 3u
#define SWDCLK__AG CYREG_PRT12_AG
#define SWDCLK__BIE CYREG_PRT12_BIE
#define SWDCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SWDCLK__BYP CYREG_PRT12_BYP
#define SWDCLK__DM0 CYREG_PRT12_DM0
#define SWDCLK__DM1 CYREG_PRT12_DM1
#define SWDCLK__DM2 CYREG_PRT12_DM2
#define SWDCLK__DR CYREG_PRT12_DR
#define SWDCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SWDCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SWDCLK__MASK 0x08u
#define SWDCLK__PORT 12u
#define SWDCLK__PRT CYREG_PRT12_PRT
#define SWDCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SWDCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SWDCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SWDCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SWDCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SWDCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SWDCLK__PS CYREG_PRT12_PS
#define SWDCLK__SHIFT 3u
#define SWDCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SWDCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SWDCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SWDCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SWDCLK__SLW CYREG_PRT12_SLW

/* I2C_POT */
#define I2C_POT_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_POT_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_POT_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_POT_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_POT_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_POT_I2C_FF__D CYREG_I2C_D
#define I2C_POT_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_POT_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_POT_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_POT_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_POT_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_POT_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_POT_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_POT_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_POT_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_POT_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_POT_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_POT_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_POT_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_POT_I2C_IRQ__INTC_NUMBER 15u
#define I2C_POT_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_POT_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_POT_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_POT_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_UDB */
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB11_A0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB11_A1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB11_D0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB11_D1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB11_F0
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB11_F1
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_UDB_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define I2C_UDB_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define I2C_UDB_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define I2C_UDB_bI2C_UDB_Shifter_u0__A0_REG CYREG_B1_UDB04_A0
#define I2C_UDB_bI2C_UDB_Shifter_u0__A1_REG CYREG_B1_UDB04_A1
#define I2C_UDB_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define I2C_UDB_bI2C_UDB_Shifter_u0__D0_REG CYREG_B1_UDB04_D0
#define I2C_UDB_bI2C_UDB_Shifter_u0__D1_REG CYREG_B1_UDB04_D1
#define I2C_UDB_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2C_UDB_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define I2C_UDB_bI2C_UDB_Shifter_u0__F0_REG CYREG_B1_UDB04_F0
#define I2C_UDB_bI2C_UDB_Shifter_u0__F1_REG CYREG_B1_UDB04_F1
#define I2C_UDB_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_UDB_bI2C_UDB_StsReg__0__POS 0
#define I2C_UDB_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_UDB_bI2C_UDB_StsReg__1__POS 1
#define I2C_UDB_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2C_UDB_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2C_UDB_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_UDB_bI2C_UDB_StsReg__2__POS 2
#define I2C_UDB_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_UDB_bI2C_UDB_StsReg__3__POS 3
#define I2C_UDB_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_UDB_bI2C_UDB_StsReg__4__POS 4
#define I2C_UDB_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_UDB_bI2C_UDB_StsReg__5__POS 5
#define I2C_UDB_bI2C_UDB_StsReg__6__MASK 0x40u
#define I2C_UDB_bI2C_UDB_StsReg__6__POS 6
#define I2C_UDB_bI2C_UDB_StsReg__MASK 0x7Fu
#define I2C_UDB_bI2C_UDB_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define I2C_UDB_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2C_UDB_bI2C_UDB_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define I2C_UDB_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define I2C_UDB_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_UDB_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_UDB_I2C_IRQ__INTC_MASK 0x01u
#define I2C_UDB_I2C_IRQ__INTC_NUMBER 0u
#define I2C_UDB_I2C_IRQ__INTC_PRIOR_NUM 5u
#define I2C_UDB_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define I2C_UDB_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_UDB_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_8Hz */
#define LED_8Hz__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define LED_8Hz__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define LED_8Hz__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define LED_8Hz__CFG2_SRC_SEL_MASK 0x07u
#define LED_8Hz__INDEX 0x07u
#define LED_8Hz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LED_8Hz__PM_ACT_MSK 0x80u
#define LED_8Hz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LED_8Hz__PM_STBY_MSK 0x80u

/* LED_Red */
#define LED_Red__0__INTTYPE CYREG_PICU1_INTTYPE3
#define LED_Red__0__MASK 0x08u
#define LED_Red__0__PC CYREG_PRT1_PC3
#define LED_Red__0__PORT 1u
#define LED_Red__0__SHIFT 3u
#define LED_Red__AG CYREG_PRT1_AG
#define LED_Red__AMUX CYREG_PRT1_AMUX
#define LED_Red__BIE CYREG_PRT1_BIE
#define LED_Red__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_Red__BYP CYREG_PRT1_BYP
#define LED_Red__CTL CYREG_PRT1_CTL
#define LED_Red__DM0 CYREG_PRT1_DM0
#define LED_Red__DM1 CYREG_PRT1_DM1
#define LED_Red__DM2 CYREG_PRT1_DM2
#define LED_Red__DR CYREG_PRT1_DR
#define LED_Red__INP_DIS CYREG_PRT1_INP_DIS
#define LED_Red__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_Red__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_Red__LCD_EN CYREG_PRT1_LCD_EN
#define LED_Red__MASK 0x08u
#define LED_Red__PORT 1u
#define LED_Red__PRT CYREG_PRT1_PRT
#define LED_Red__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_Red__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_Red__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_Red__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_Red__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_Red__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_Red__PS CYREG_PRT1_PS
#define LED_Red__SHIFT 3u
#define LED_Red__SLW CYREG_PRT1_SLW

/* SPIM_HW */
#define SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPIM_HW_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPIM_HW_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPIM_HW_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPIM_HW_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPIM_HW_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPIM_HW_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPIM_HW_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPIM_HW_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_HW_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define SPIM_HW_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_HW_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define SPIM_HW_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_HW_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_HW_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_HW_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define SPIM_HW_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_HW_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIM_HW_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define SPIM_HW_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_HW_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_HW_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_HW_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_HW_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_HW_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define SPIM_HW_BSPIM_CtrlReg__1__MASK 0x02u
#define SPIM_HW_BSPIM_CtrlReg__1__POS 1
#define SPIM_HW_BSPIM_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_HW_BSPIM_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_HW_BSPIM_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_HW_BSPIM_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_HW_BSPIM_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_HW_BSPIM_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_HW_BSPIM_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_HW_BSPIM_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_HW_BSPIM_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_HW_BSPIM_CtrlReg__2__MASK 0x04u
#define SPIM_HW_BSPIM_CtrlReg__2__POS 2
#define SPIM_HW_BSPIM_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_HW_BSPIM_CtrlReg__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_HW_BSPIM_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_HW_BSPIM_CtrlReg__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_HW_BSPIM_CtrlReg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_HW_BSPIM_CtrlReg__MASK 0x06u
#define SPIM_HW_BSPIM_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_HW_BSPIM_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_HW_BSPIM_CtrlReg__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_HW_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_HW_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_HW_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_HW_BSPIM_RxStsReg__4__POS 4
#define SPIM_HW_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_HW_BSPIM_RxStsReg__5__POS 5
#define SPIM_HW_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_HW_BSPIM_RxStsReg__6__POS 6
#define SPIM_HW_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_HW_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_HW_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_HW_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SPIM_HW_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SPIM_HW_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SPIM_HW_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB03_A0
#define SPIM_HW_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB03_A1
#define SPIM_HW_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SPIM_HW_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB03_D0
#define SPIM_HW_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB03_D1
#define SPIM_HW_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_HW_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SPIM_HW_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB03_F0
#define SPIM_HW_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB03_F1
#define SPIM_HW_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_HW_BSPIM_TxStsReg__0__POS 0
#define SPIM_HW_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_HW_BSPIM_TxStsReg__1__POS 1
#define SPIM_HW_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_HW_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIM_HW_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_HW_BSPIM_TxStsReg__2__POS 2
#define SPIM_HW_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_HW_BSPIM_TxStsReg__3__POS 3
#define SPIM_HW_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_HW_BSPIM_TxStsReg__4__POS 4
#define SPIM_HW_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_HW_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIM_HW_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_HW_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST

/* SWDXRES */
#define SWDXRES__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SWDXRES__0__MASK 0x10u
#define SWDXRES__0__PC CYREG_PRT12_PC4
#define SWDXRES__0__PORT 12u
#define SWDXRES__0__SHIFT 4u
#define SWDXRES__AG CYREG_PRT12_AG
#define SWDXRES__BIE CYREG_PRT12_BIE
#define SWDXRES__BIT_MASK CYREG_PRT12_BIT_MASK
#define SWDXRES__BYP CYREG_PRT12_BYP
#define SWDXRES__DM0 CYREG_PRT12_DM0
#define SWDXRES__DM1 CYREG_PRT12_DM1
#define SWDXRES__DM2 CYREG_PRT12_DM2
#define SWDXRES__DR CYREG_PRT12_DR
#define SWDXRES__INP_DIS CYREG_PRT12_INP_DIS
#define SWDXRES__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SWDXRES__MASK 0x10u
#define SWDXRES__PORT 12u
#define SWDXRES__PRT CYREG_PRT12_PRT
#define SWDXRES__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SWDXRES__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SWDXRES__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SWDXRES__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SWDXRES__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SWDXRES__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SWDXRES__PS CYREG_PRT12_PS
#define SWDXRES__SHIFT 4u
#define SWDXRES__SIO_CFG CYREG_PRT12_SIO_CFG
#define SWDXRES__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SWDXRES__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SWDXRES__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SWDXRES__SLW CYREG_PRT12_SLW

/* SPI_MISO */
#define SPI_MISO__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SPI_MISO__0__MASK 0x20u
#define SPI_MISO__0__PC CYREG_PRT12_PC5
#define SPI_MISO__0__PORT 12u
#define SPI_MISO__0__SHIFT 5u
#define SPI_MISO__AG CYREG_PRT12_AG
#define SPI_MISO__BIE CYREG_PRT12_BIE
#define SPI_MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define SPI_MISO__BYP CYREG_PRT12_BYP
#define SPI_MISO__DM0 CYREG_PRT12_DM0
#define SPI_MISO__DM1 CYREG_PRT12_DM1
#define SPI_MISO__DM2 CYREG_PRT12_DM2
#define SPI_MISO__DR CYREG_PRT12_DR
#define SPI_MISO__INP_DIS CYREG_PRT12_INP_DIS
#define SPI_MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SPI_MISO__MASK 0x20u
#define SPI_MISO__PORT 12u
#define SPI_MISO__PRT CYREG_PRT12_PRT
#define SPI_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SPI_MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SPI_MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SPI_MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SPI_MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SPI_MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SPI_MISO__PS CYREG_PRT12_PS
#define SPI_MISO__SHIFT 5u
#define SPI_MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define SPI_MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SPI_MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SPI_MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SPI_MISO__SLW CYREG_PRT12_SLW

/* SPI_MOSI */
#define SPI_MOSI__0__INTTYPE CYREG_PICU15_INTTYPE1
#define SPI_MOSI__0__MASK 0x02u
#define SPI_MOSI__0__PC CYREG_IO_PC_PRT15_PC1
#define SPI_MOSI__0__PORT 15u
#define SPI_MOSI__0__SHIFT 1u
#define SPI_MOSI__AG CYREG_PRT15_AG
#define SPI_MOSI__AMUX CYREG_PRT15_AMUX
#define SPI_MOSI__BIE CYREG_PRT15_BIE
#define SPI_MOSI__BIT_MASK CYREG_PRT15_BIT_MASK
#define SPI_MOSI__BYP CYREG_PRT15_BYP
#define SPI_MOSI__CTL CYREG_PRT15_CTL
#define SPI_MOSI__DM0 CYREG_PRT15_DM0
#define SPI_MOSI__DM1 CYREG_PRT15_DM1
#define SPI_MOSI__DM2 CYREG_PRT15_DM2
#define SPI_MOSI__DR CYREG_PRT15_DR
#define SPI_MOSI__INP_DIS CYREG_PRT15_INP_DIS
#define SPI_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SPI_MOSI__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SPI_MOSI__LCD_EN CYREG_PRT15_LCD_EN
#define SPI_MOSI__MASK 0x02u
#define SPI_MOSI__PORT 15u
#define SPI_MOSI__PRT CYREG_PRT15_PRT
#define SPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SPI_MOSI__PS CYREG_PRT15_PS
#define SPI_MOSI__SHIFT 1u
#define SPI_MOSI__SLW CYREG_PRT15_SLW

/* SPI_SCLK */
#define SPI_SCLK__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SPI_SCLK__0__MASK 0x04u
#define SPI_SCLK__0__PC CYREG_IO_PC_PRT15_PC2
#define SPI_SCLK__0__PORT 15u
#define SPI_SCLK__0__SHIFT 2u
#define SPI_SCLK__AG CYREG_PRT15_AG
#define SPI_SCLK__AMUX CYREG_PRT15_AMUX
#define SPI_SCLK__BIE CYREG_PRT15_BIE
#define SPI_SCLK__BIT_MASK CYREG_PRT15_BIT_MASK
#define SPI_SCLK__BYP CYREG_PRT15_BYP
#define SPI_SCLK__CTL CYREG_PRT15_CTL
#define SPI_SCLK__DM0 CYREG_PRT15_DM0
#define SPI_SCLK__DM1 CYREG_PRT15_DM1
#define SPI_SCLK__DM2 CYREG_PRT15_DM2
#define SPI_SCLK__DR CYREG_PRT15_DR
#define SPI_SCLK__INP_DIS CYREG_PRT15_INP_DIS
#define SPI_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SPI_SCLK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SPI_SCLK__LCD_EN CYREG_PRT15_LCD_EN
#define SPI_SCLK__MASK 0x04u
#define SPI_SCLK__PORT 15u
#define SPI_SCLK__PRT CYREG_PRT15_PRT
#define SPI_SCLK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SPI_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SPI_SCLK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SPI_SCLK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SPI_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SPI_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SPI_SCLK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SPI_SCLK__PS CYREG_PRT15_PS
#define SPI_SCLK__SHIFT 2u
#define SPI_SCLK__SLW CYREG_PRT15_SLW

/* SPI_SS_0 */
#define SPI_SS_0__0__INTTYPE CYREG_PICU15_INTTYPE3
#define SPI_SS_0__0__MASK 0x08u
#define SPI_SS_0__0__PC CYREG_IO_PC_PRT15_PC3
#define SPI_SS_0__0__PORT 15u
#define SPI_SS_0__0__SHIFT 3u
#define SPI_SS_0__AG CYREG_PRT15_AG
#define SPI_SS_0__AMUX CYREG_PRT15_AMUX
#define SPI_SS_0__BIE CYREG_PRT15_BIE
#define SPI_SS_0__BIT_MASK CYREG_PRT15_BIT_MASK
#define SPI_SS_0__BYP CYREG_PRT15_BYP
#define SPI_SS_0__CTL CYREG_PRT15_CTL
#define SPI_SS_0__DM0 CYREG_PRT15_DM0
#define SPI_SS_0__DM1 CYREG_PRT15_DM1
#define SPI_SS_0__DM2 CYREG_PRT15_DM2
#define SPI_SS_0__DR CYREG_PRT15_DR
#define SPI_SS_0__INP_DIS CYREG_PRT15_INP_DIS
#define SPI_SS_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SPI_SS_0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SPI_SS_0__LCD_EN CYREG_PRT15_LCD_EN
#define SPI_SS_0__MASK 0x08u
#define SPI_SS_0__PORT 15u
#define SPI_SS_0__PRT CYREG_PRT15_PRT
#define SPI_SS_0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SPI_SS_0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SPI_SS_0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SPI_SS_0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SPI_SS_0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SPI_SS_0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SPI_SS_0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SPI_SS_0__PS CYREG_PRT15_PS
#define SPI_SS_0__SHIFT 3u
#define SPI_SS_0__SLW CYREG_PRT15_SLW

/* SPI_SS_1 */
#define SPI_SS_1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define SPI_SS_1__0__MASK 0x10u
#define SPI_SS_1__0__PC CYREG_PRT3_PC4
#define SPI_SS_1__0__PORT 3u
#define SPI_SS_1__0__SHIFT 4u
#define SPI_SS_1__AG CYREG_PRT3_AG
#define SPI_SS_1__AMUX CYREG_PRT3_AMUX
#define SPI_SS_1__BIE CYREG_PRT3_BIE
#define SPI_SS_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SPI_SS_1__BYP CYREG_PRT3_BYP
#define SPI_SS_1__CTL CYREG_PRT3_CTL
#define SPI_SS_1__DM0 CYREG_PRT3_DM0
#define SPI_SS_1__DM1 CYREG_PRT3_DM1
#define SPI_SS_1__DM2 CYREG_PRT3_DM2
#define SPI_SS_1__DR CYREG_PRT3_DR
#define SPI_SS_1__INP_DIS CYREG_PRT3_INP_DIS
#define SPI_SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SPI_SS_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SPI_SS_1__LCD_EN CYREG_PRT3_LCD_EN
#define SPI_SS_1__MASK 0x10u
#define SPI_SS_1__PORT 3u
#define SPI_SS_1__PRT CYREG_PRT3_PRT
#define SPI_SS_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SPI_SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SPI_SS_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SPI_SS_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SPI_SS_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SPI_SS_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SPI_SS_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SPI_SS_1__PS CYREG_PRT3_PS
#define SPI_SS_1__SHIFT 4u
#define SPI_SS_1__SLW CYREG_PRT3_SLW

/* SPI_SS_2 */
#define SPI_SS_2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define SPI_SS_2__0__MASK 0x40u
#define SPI_SS_2__0__PC CYREG_PRT3_PC6
#define SPI_SS_2__0__PORT 3u
#define SPI_SS_2__0__SHIFT 6u
#define SPI_SS_2__AG CYREG_PRT3_AG
#define SPI_SS_2__AMUX CYREG_PRT3_AMUX
#define SPI_SS_2__BIE CYREG_PRT3_BIE
#define SPI_SS_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SPI_SS_2__BYP CYREG_PRT3_BYP
#define SPI_SS_2__CTL CYREG_PRT3_CTL
#define SPI_SS_2__DM0 CYREG_PRT3_DM0
#define SPI_SS_2__DM1 CYREG_PRT3_DM1
#define SPI_SS_2__DM2 CYREG_PRT3_DM2
#define SPI_SS_2__DR CYREG_PRT3_DR
#define SPI_SS_2__INP_DIS CYREG_PRT3_INP_DIS
#define SPI_SS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SPI_SS_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SPI_SS_2__LCD_EN CYREG_PRT3_LCD_EN
#define SPI_SS_2__MASK 0x40u
#define SPI_SS_2__PORT 3u
#define SPI_SS_2__PRT CYREG_PRT3_PRT
#define SPI_SS_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SPI_SS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SPI_SS_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SPI_SS_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SPI_SS_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SPI_SS_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SPI_SS_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SPI_SS_2__PS CYREG_PRT3_PS
#define SPI_SS_2__SHIFT 6u
#define SPI_SS_2__SLW CYREG_PRT3_SLW

/* UART_CTS */
#define UART_CTS__0__INTTYPE CYREG_PICU15_INTTYPE5
#define UART_CTS__0__MASK 0x20u
#define UART_CTS__0__PC CYREG_IO_PC_PRT15_PC5
#define UART_CTS__0__PORT 15u
#define UART_CTS__0__SHIFT 5u
#define UART_CTS__AG CYREG_PRT15_AG
#define UART_CTS__AMUX CYREG_PRT15_AMUX
#define UART_CTS__BIE CYREG_PRT15_BIE
#define UART_CTS__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_CTS__BYP CYREG_PRT15_BYP
#define UART_CTS__CTL CYREG_PRT15_CTL
#define UART_CTS__DM0 CYREG_PRT15_DM0
#define UART_CTS__DM1 CYREG_PRT15_DM1
#define UART_CTS__DM2 CYREG_PRT15_DM2
#define UART_CTS__DR CYREG_PRT15_DR
#define UART_CTS__INP_DIS CYREG_PRT15_INP_DIS
#define UART_CTS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_CTS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_CTS__LCD_EN CYREG_PRT15_LCD_EN
#define UART_CTS__MASK 0x20u
#define UART_CTS__PORT 15u
#define UART_CTS__PRT CYREG_PRT15_PRT
#define UART_CTS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_CTS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_CTS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_CTS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_CTS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_CTS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_CTS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_CTS__PS CYREG_PRT15_PS
#define UART_CTS__SHIFT 5u
#define UART_CTS__SLW CYREG_PRT15_SLW
#define UART_CTS_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define UART_CTS_2__0__MASK 0x02u
#define UART_CTS_2__0__PC CYREG_PRT0_PC1
#define UART_CTS_2__0__PORT 0u
#define UART_CTS_2__0__SHIFT 1u
#define UART_CTS_2__AG CYREG_PRT0_AG
#define UART_CTS_2__AMUX CYREG_PRT0_AMUX
#define UART_CTS_2__BIE CYREG_PRT0_BIE
#define UART_CTS_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define UART_CTS_2__BYP CYREG_PRT0_BYP
#define UART_CTS_2__CTL CYREG_PRT0_CTL
#define UART_CTS_2__DM0 CYREG_PRT0_DM0
#define UART_CTS_2__DM1 CYREG_PRT0_DM1
#define UART_CTS_2__DM2 CYREG_PRT0_DM2
#define UART_CTS_2__DR CYREG_PRT0_DR
#define UART_CTS_2__INP_DIS CYREG_PRT0_INP_DIS
#define UART_CTS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define UART_CTS_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UART_CTS_2__LCD_EN CYREG_PRT0_LCD_EN
#define UART_CTS_2__MASK 0x02u
#define UART_CTS_2__PORT 0u
#define UART_CTS_2__PRT CYREG_PRT0_PRT
#define UART_CTS_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UART_CTS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UART_CTS_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UART_CTS_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UART_CTS_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UART_CTS_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UART_CTS_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UART_CTS_2__PS CYREG_PRT0_PS
#define UART_CTS_2__SHIFT 1u
#define UART_CTS_2__SLW CYREG_PRT0_SLW

/* UART_RTS */
#define UART_RTS__0__INTTYPE CYREG_PICU1_INTTYPE6
#define UART_RTS__0__MASK 0x40u
#define UART_RTS__0__PC CYREG_PRT1_PC6
#define UART_RTS__0__PORT 1u
#define UART_RTS__0__SHIFT 6u
#define UART_RTS__AG CYREG_PRT1_AG
#define UART_RTS__AMUX CYREG_PRT1_AMUX
#define UART_RTS__BIE CYREG_PRT1_BIE
#define UART_RTS__BIT_MASK CYREG_PRT1_BIT_MASK
#define UART_RTS__BYP CYREG_PRT1_BYP
#define UART_RTS__CTL CYREG_PRT1_CTL
#define UART_RTS__DM0 CYREG_PRT1_DM0
#define UART_RTS__DM1 CYREG_PRT1_DM1
#define UART_RTS__DM2 CYREG_PRT1_DM2
#define UART_RTS__DR CYREG_PRT1_DR
#define UART_RTS__INP_DIS CYREG_PRT1_INP_DIS
#define UART_RTS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define UART_RTS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define UART_RTS__LCD_EN CYREG_PRT1_LCD_EN
#define UART_RTS__MASK 0x40u
#define UART_RTS__PORT 1u
#define UART_RTS__PRT CYREG_PRT1_PRT
#define UART_RTS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define UART_RTS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define UART_RTS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define UART_RTS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define UART_RTS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define UART_RTS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define UART_RTS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define UART_RTS__PS CYREG_PRT1_PS
#define UART_RTS__SHIFT 6u
#define UART_RTS__SLW CYREG_PRT1_SLW
#define UART_RTS_2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define UART_RTS_2__0__MASK 0x80u
#define UART_RTS_2__0__PC CYREG_PRT0_PC7
#define UART_RTS_2__0__PORT 0u
#define UART_RTS_2__0__SHIFT 7u
#define UART_RTS_2__AG CYREG_PRT0_AG
#define UART_RTS_2__AMUX CYREG_PRT0_AMUX
#define UART_RTS_2__BIE CYREG_PRT0_BIE
#define UART_RTS_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define UART_RTS_2__BYP CYREG_PRT0_BYP
#define UART_RTS_2__CTL CYREG_PRT0_CTL
#define UART_RTS_2__DM0 CYREG_PRT0_DM0
#define UART_RTS_2__DM1 CYREG_PRT0_DM1
#define UART_RTS_2__DM2 CYREG_PRT0_DM2
#define UART_RTS_2__DR CYREG_PRT0_DR
#define UART_RTS_2__INP_DIS CYREG_PRT0_INP_DIS
#define UART_RTS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define UART_RTS_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UART_RTS_2__LCD_EN CYREG_PRT0_LCD_EN
#define UART_RTS_2__MASK 0x80u
#define UART_RTS_2__PORT 0u
#define UART_RTS_2__PRT CYREG_PRT0_PRT
#define UART_RTS_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UART_RTS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UART_RTS_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UART_RTS_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UART_RTS_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UART_RTS_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UART_RTS_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UART_RTS_2__PS CYREG_PRT0_PS
#define UART_RTS_2__SHIFT 7u
#define UART_RTS_2__SLW CYREG_PRT0_SLW

/* Clk_Brea1 */
#define Clk_Brea1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clk_Brea1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clk_Brea1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clk_Brea1__CFG2_SRC_SEL_MASK 0x07u
#define Clk_Brea1__INDEX 0x06u
#define Clk_Brea1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_Brea1__PM_ACT_MSK 0x40u
#define Clk_Brea1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_Brea1__PM_STBY_MSK 0x40u

/* Clk_Brea2 */
#define Clk_Brea2__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clk_Brea2__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clk_Brea2__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clk_Brea2__CFG2_SRC_SEL_MASK 0x07u
#define Clk_Brea2__INDEX 0x05u
#define Clk_Brea2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_Brea2__PM_ACT_MSK 0x20u
#define Clk_Brea2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_Brea2__PM_STBY_MSK 0x20u

/* Clock_I2C */
#define Clock_I2C__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_I2C__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_I2C__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_I2C__CFG2_SRC_SEL_MASK 0x07u
#define Clock_I2C__INDEX 0x00u
#define Clock_I2C__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_I2C__PM_ACT_MSK 0x01u
#define Clock_I2C__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_I2C__PM_STBY_MSK 0x01u

/* Clock_SPI */
#define Clock_SPI__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_SPI__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_SPI__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_SPI__CFG2_SRC_SEL_MASK 0x07u
#define Clock_SPI__INDEX 0x01u
#define Clock_SPI__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_SPI__PM_ACT_MSK 0x02u
#define Clock_SPI__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_SPI__PM_STBY_MSK 0x02u

/* LED_Amber */
#define LED_Amber__0__INTTYPE CYREG_PICU1_INTTYPE4
#define LED_Amber__0__MASK 0x10u
#define LED_Amber__0__PC CYREG_PRT1_PC4
#define LED_Amber__0__PORT 1u
#define LED_Amber__0__SHIFT 4u
#define LED_Amber__AG CYREG_PRT1_AG
#define LED_Amber__AMUX CYREG_PRT1_AMUX
#define LED_Amber__BIE CYREG_PRT1_BIE
#define LED_Amber__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_Amber__BYP CYREG_PRT1_BYP
#define LED_Amber__CTL CYREG_PRT1_CTL
#define LED_Amber__DM0 CYREG_PRT1_DM0
#define LED_Amber__DM1 CYREG_PRT1_DM1
#define LED_Amber__DM2 CYREG_PRT1_DM2
#define LED_Amber__DR CYREG_PRT1_DR
#define LED_Amber__INP_DIS CYREG_PRT1_INP_DIS
#define LED_Amber__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_Amber__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_Amber__LCD_EN CYREG_PRT1_LCD_EN
#define LED_Amber__MASK 0x10u
#define LED_Amber__PORT 1u
#define LED_Amber__PRT CYREG_PRT1_PRT
#define LED_Amber__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_Amber__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_Amber__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_Amber__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_Amber__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_Amber__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_Amber__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_Amber__PS CYREG_PRT1_PS
#define LED_Amber__SHIFT 4u
#define LED_Amber__SLW CYREG_PRT1_SLW

/* LED_Green */
#define LED_Green__0__INTTYPE CYREG_PICU1_INTTYPE5
#define LED_Green__0__MASK 0x20u
#define LED_Green__0__PC CYREG_PRT1_PC5
#define LED_Green__0__PORT 1u
#define LED_Green__0__SHIFT 5u
#define LED_Green__AG CYREG_PRT1_AG
#define LED_Green__AMUX CYREG_PRT1_AMUX
#define LED_Green__BIE CYREG_PRT1_BIE
#define LED_Green__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_Green__BYP CYREG_PRT1_BYP
#define LED_Green__CTL CYREG_PRT1_CTL
#define LED_Green__DM0 CYREG_PRT1_DM0
#define LED_Green__DM1 CYREG_PRT1_DM1
#define LED_Green__DM2 CYREG_PRT1_DM2
#define LED_Green__DR CYREG_PRT1_DR
#define LED_Green__INP_DIS CYREG_PRT1_INP_DIS
#define LED_Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_Green__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_Green__LCD_EN CYREG_PRT1_LCD_EN
#define LED_Green__MASK 0x20u
#define LED_Green__PORT 1u
#define LED_Green__PRT CYREG_PRT1_PRT
#define LED_Green__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_Green__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_Green__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_Green__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_Green__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_Green__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_Green__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_Green__PS CYREG_PRT1_PS
#define LED_Green__SHIFT 5u
#define LED_Green__SLW CYREG_PRT1_SLW

/* UART_RX_2 */
#define UART_RX_2__0__INTTYPE CYREG_PICU3_INTTYPE0
#define UART_RX_2__0__MASK 0x01u
#define UART_RX_2__0__PC CYREG_PRT3_PC0
#define UART_RX_2__0__PORT 3u
#define UART_RX_2__0__SHIFT 0u
#define UART_RX_2__AG CYREG_PRT3_AG
#define UART_RX_2__AMUX CYREG_PRT3_AMUX
#define UART_RX_2__BIE CYREG_PRT3_BIE
#define UART_RX_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define UART_RX_2__BYP CYREG_PRT3_BYP
#define UART_RX_2__CTL CYREG_PRT3_CTL
#define UART_RX_2__DM0 CYREG_PRT3_DM0
#define UART_RX_2__DM1 CYREG_PRT3_DM1
#define UART_RX_2__DM2 CYREG_PRT3_DM2
#define UART_RX_2__DR CYREG_PRT3_DR
#define UART_RX_2__INP_DIS CYREG_PRT3_INP_DIS
#define UART_RX_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define UART_RX_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define UART_RX_2__LCD_EN CYREG_PRT3_LCD_EN
#define UART_RX_2__MASK 0x01u
#define UART_RX_2__PORT 3u
#define UART_RX_2__PRT CYREG_PRT3_PRT
#define UART_RX_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define UART_RX_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define UART_RX_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define UART_RX_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define UART_RX_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define UART_RX_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define UART_RX_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define UART_RX_2__PS CYREG_PRT3_PS
#define UART_RX_2__SHIFT 0u
#define UART_RX_2__SLW CYREG_PRT3_SLW

/* UART_TX_2 */
#define UART_TX_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define UART_TX_2__0__MASK 0x08u
#define UART_TX_2__0__PC CYREG_PRT0_PC3
#define UART_TX_2__0__PORT 0u
#define UART_TX_2__0__SHIFT 3u
#define UART_TX_2__AG CYREG_PRT0_AG
#define UART_TX_2__AMUX CYREG_PRT0_AMUX
#define UART_TX_2__BIE CYREG_PRT0_BIE
#define UART_TX_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define UART_TX_2__BYP CYREG_PRT0_BYP
#define UART_TX_2__CTL CYREG_PRT0_CTL
#define UART_TX_2__DM0 CYREG_PRT0_DM0
#define UART_TX_2__DM1 CYREG_PRT0_DM1
#define UART_TX_2__DM2 CYREG_PRT0_DM2
#define UART_TX_2__DR CYREG_PRT0_DR
#define UART_TX_2__INP_DIS CYREG_PRT0_INP_DIS
#define UART_TX_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define UART_TX_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define UART_TX_2__LCD_EN CYREG_PRT0_LCD_EN
#define UART_TX_2__MASK 0x08u
#define UART_TX_2__PORT 0u
#define UART_TX_2__PRT CYREG_PRT0_PRT
#define UART_TX_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define UART_TX_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define UART_TX_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define UART_TX_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define UART_TX_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define UART_TX_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define UART_TX_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define UART_TX_2__PS CYREG_PRT0_PS
#define UART_TX_2__SHIFT 3u
#define UART_TX_2__SLW CYREG_PRT0_SLW

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x04u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x10u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x10u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 6u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* Clock_UART */
#define Clock_UART__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_UART__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_UART__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_UART__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UART__INDEX 0x03u
#define Clock_UART__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UART__PM_ACT_MSK 0x08u
#define Clock_UART__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UART__PM_STBY_MSK 0x08u
#define Clock_UART_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_UART_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_UART_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_UART_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UART_2__INDEX 0x02u
#define Clock_UART_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UART_2__PM_ACT_MSK 0x04u
#define Clock_UART_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UART_2__PM_STBY_MSK 0x04u

/* DIGPOT_SCL */
#define DIGPOT_SCL__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DIGPOT_SCL__0__MASK 0x20u
#define DIGPOT_SCL__0__PC CYREG_PRT2_PC5
#define DIGPOT_SCL__0__PORT 2u
#define DIGPOT_SCL__0__SHIFT 5u
#define DIGPOT_SCL__AG CYREG_PRT2_AG
#define DIGPOT_SCL__AMUX CYREG_PRT2_AMUX
#define DIGPOT_SCL__BIE CYREG_PRT2_BIE
#define DIGPOT_SCL__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIGPOT_SCL__BYP CYREG_PRT2_BYP
#define DIGPOT_SCL__CTL CYREG_PRT2_CTL
#define DIGPOT_SCL__DM0 CYREG_PRT2_DM0
#define DIGPOT_SCL__DM1 CYREG_PRT2_DM1
#define DIGPOT_SCL__DM2 CYREG_PRT2_DM2
#define DIGPOT_SCL__DR CYREG_PRT2_DR
#define DIGPOT_SCL__INP_DIS CYREG_PRT2_INP_DIS
#define DIGPOT_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIGPOT_SCL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIGPOT_SCL__LCD_EN CYREG_PRT2_LCD_EN
#define DIGPOT_SCL__MASK 0x20u
#define DIGPOT_SCL__PORT 2u
#define DIGPOT_SCL__PRT CYREG_PRT2_PRT
#define DIGPOT_SCL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIGPOT_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIGPOT_SCL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIGPOT_SCL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIGPOT_SCL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIGPOT_SCL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIGPOT_SCL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIGPOT_SCL__PS CYREG_PRT2_PS
#define DIGPOT_SCL__SHIFT 5u
#define DIGPOT_SCL__SLW CYREG_PRT2_SLW

/* DIGPOT_SDA */
#define DIGPOT_SDA__0__INTTYPE CYREG_PICU2_INTTYPE6
#define DIGPOT_SDA__0__MASK 0x40u
#define DIGPOT_SDA__0__PC CYREG_PRT2_PC6
#define DIGPOT_SDA__0__PORT 2u
#define DIGPOT_SDA__0__SHIFT 6u
#define DIGPOT_SDA__AG CYREG_PRT2_AG
#define DIGPOT_SDA__AMUX CYREG_PRT2_AMUX
#define DIGPOT_SDA__BIE CYREG_PRT2_BIE
#define DIGPOT_SDA__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIGPOT_SDA__BYP CYREG_PRT2_BYP
#define DIGPOT_SDA__CTL CYREG_PRT2_CTL
#define DIGPOT_SDA__DM0 CYREG_PRT2_DM0
#define DIGPOT_SDA__DM1 CYREG_PRT2_DM1
#define DIGPOT_SDA__DM2 CYREG_PRT2_DM2
#define DIGPOT_SDA__DR CYREG_PRT2_DR
#define DIGPOT_SDA__INP_DIS CYREG_PRT2_INP_DIS
#define DIGPOT_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIGPOT_SDA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIGPOT_SDA__LCD_EN CYREG_PRT2_LCD_EN
#define DIGPOT_SDA__MASK 0x40u
#define DIGPOT_SDA__PORT 2u
#define DIGPOT_SDA__PRT CYREG_PRT2_PRT
#define DIGPOT_SDA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIGPOT_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIGPOT_SDA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIGPOT_SDA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIGPOT_SDA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIGPOT_SDA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIGPOT_SDA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIGPOT_SDA__PS CYREG_PRT2_PS
#define DIGPOT_SDA__SHIFT 6u
#define DIGPOT_SDA__SLW CYREG_PRT2_SLW

/* ModeButton */
#define ModeButton__0__INTTYPE CYREG_PICU1_INTTYPE2
#define ModeButton__0__MASK 0x04u
#define ModeButton__0__PC CYREG_PRT1_PC2
#define ModeButton__0__PORT 1u
#define ModeButton__0__SHIFT 2u
#define ModeButton__AG CYREG_PRT1_AG
#define ModeButton__AMUX CYREG_PRT1_AMUX
#define ModeButton__BIE CYREG_PRT1_BIE
#define ModeButton__BIT_MASK CYREG_PRT1_BIT_MASK
#define ModeButton__BYP CYREG_PRT1_BYP
#define ModeButton__CTL CYREG_PRT1_CTL
#define ModeButton__DM0 CYREG_PRT1_DM0
#define ModeButton__DM1 CYREG_PRT1_DM1
#define ModeButton__DM2 CYREG_PRT1_DM2
#define ModeButton__DR CYREG_PRT1_DR
#define ModeButton__INP_DIS CYREG_PRT1_INP_DIS
#define ModeButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ModeButton__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ModeButton__LCD_EN CYREG_PRT1_LCD_EN
#define ModeButton__MASK 0x04u
#define ModeButton__PORT 1u
#define ModeButton__PRT CYREG_PRT1_PRT
#define ModeButton__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ModeButton__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ModeButton__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ModeButton__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ModeButton__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ModeButton__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ModeButton__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ModeButton__PS CYREG_PRT1_PS
#define ModeButton__SHIFT 2u
#define ModeButton__SLW CYREG_PRT1_SLW

/* Pin_I2C_SCL */
#define Pin_I2C_SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_I2C_SCL__0__MASK 0x01u
#define Pin_I2C_SCL__0__PC CYREG_PRT12_PC0
#define Pin_I2C_SCL__0__PORT 12u
#define Pin_I2C_SCL__0__SHIFT 0u
#define Pin_I2C_SCL__AG CYREG_PRT12_AG
#define Pin_I2C_SCL__BIE CYREG_PRT12_BIE
#define Pin_I2C_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_I2C_SCL__BYP CYREG_PRT12_BYP
#define Pin_I2C_SCL__DM0 CYREG_PRT12_DM0
#define Pin_I2C_SCL__DM1 CYREG_PRT12_DM1
#define Pin_I2C_SCL__DM2 CYREG_PRT12_DM2
#define Pin_I2C_SCL__DR CYREG_PRT12_DR
#define Pin_I2C_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_I2C_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_I2C_SCL__MASK 0x01u
#define Pin_I2C_SCL__PORT 12u
#define Pin_I2C_SCL__PRT CYREG_PRT12_PRT
#define Pin_I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_I2C_SCL__PS CYREG_PRT12_PS
#define Pin_I2C_SCL__SHIFT 0u
#define Pin_I2C_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_I2C_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_I2C_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_I2C_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_I2C_SCL__SLW CYREG_PRT12_SLW

/* Pin_I2C_SDA */
#define Pin_I2C_SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Pin_I2C_SDA__0__MASK 0x02u
#define Pin_I2C_SDA__0__PC CYREG_PRT12_PC1
#define Pin_I2C_SDA__0__PORT 12u
#define Pin_I2C_SDA__0__SHIFT 1u
#define Pin_I2C_SDA__AG CYREG_PRT12_AG
#define Pin_I2C_SDA__BIE CYREG_PRT12_BIE
#define Pin_I2C_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_I2C_SDA__BYP CYREG_PRT12_BYP
#define Pin_I2C_SDA__DM0 CYREG_PRT12_DM0
#define Pin_I2C_SDA__DM1 CYREG_PRT12_DM1
#define Pin_I2C_SDA__DM2 CYREG_PRT12_DM2
#define Pin_I2C_SDA__DR CYREG_PRT12_DR
#define Pin_I2C_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_I2C_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_I2C_SDA__MASK 0x02u
#define Pin_I2C_SDA__PORT 12u
#define Pin_I2C_SDA__PRT CYREG_PRT12_PRT
#define Pin_I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_I2C_SDA__PS CYREG_PRT12_PS
#define Pin_I2C_SDA__SHIFT 1u
#define Pin_I2C_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_I2C_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_I2C_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_I2C_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_I2C_SDA__SLW CYREG_PRT12_SLW

/* Pin_UART_Rx */
#define Pin_UART_Rx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Pin_UART_Rx__0__MASK 0x80u
#define Pin_UART_Rx__0__PC CYREG_PRT12_PC7
#define Pin_UART_Rx__0__PORT 12u
#define Pin_UART_Rx__0__SHIFT 7u
#define Pin_UART_Rx__AG CYREG_PRT12_AG
#define Pin_UART_Rx__BIE CYREG_PRT12_BIE
#define Pin_UART_Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_UART_Rx__BYP CYREG_PRT12_BYP
#define Pin_UART_Rx__DM0 CYREG_PRT12_DM0
#define Pin_UART_Rx__DM1 CYREG_PRT12_DM1
#define Pin_UART_Rx__DM2 CYREG_PRT12_DM2
#define Pin_UART_Rx__DR CYREG_PRT12_DR
#define Pin_UART_Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_UART_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_UART_Rx__MASK 0x80u
#define Pin_UART_Rx__PORT 12u
#define Pin_UART_Rx__PRT CYREG_PRT12_PRT
#define Pin_UART_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_UART_Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_UART_Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_UART_Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_UART_Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_UART_Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_UART_Rx__PS CYREG_PRT12_PS
#define Pin_UART_Rx__SHIFT 7u
#define Pin_UART_Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_UART_Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_UART_Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_UART_Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_UART_Rx__SLW CYREG_PRT12_SLW

/* Pin_UART_Tx */
#define Pin_UART_Tx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_UART_Tx__0__MASK 0x40u
#define Pin_UART_Tx__0__PC CYREG_PRT12_PC6
#define Pin_UART_Tx__0__PORT 12u
#define Pin_UART_Tx__0__SHIFT 6u
#define Pin_UART_Tx__AG CYREG_PRT12_AG
#define Pin_UART_Tx__BIE CYREG_PRT12_BIE
#define Pin_UART_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_UART_Tx__BYP CYREG_PRT12_BYP
#define Pin_UART_Tx__DM0 CYREG_PRT12_DM0
#define Pin_UART_Tx__DM1 CYREG_PRT12_DM1
#define Pin_UART_Tx__DM2 CYREG_PRT12_DM2
#define Pin_UART_Tx__DR CYREG_PRT12_DR
#define Pin_UART_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_UART_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_UART_Tx__MASK 0x40u
#define Pin_UART_Tx__PORT 12u
#define Pin_UART_Tx__PRT CYREG_PRT12_PRT
#define Pin_UART_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_UART_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_UART_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_UART_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_UART_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_UART_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_UART_Tx__PS CYREG_PRT12_PS
#define Pin_UART_Tx__SHIFT 6u
#define Pin_UART_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_UART_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_UART_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_UART_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_UART_Tx__SLW CYREG_PRT12_SLW

/* Pin_VTarget */
#define Pin_VTarget__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_VTarget__0__MASK 0x08u
#define Pin_VTarget__0__PC CYREG_PRT3_PC3
#define Pin_VTarget__0__PORT 3u
#define Pin_VTarget__0__SHIFT 3u
#define Pin_VTarget__AG CYREG_PRT3_AG
#define Pin_VTarget__AMUX CYREG_PRT3_AMUX
#define Pin_VTarget__BIE CYREG_PRT3_BIE
#define Pin_VTarget__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_VTarget__BYP CYREG_PRT3_BYP
#define Pin_VTarget__CTL CYREG_PRT3_CTL
#define Pin_VTarget__DM0 CYREG_PRT3_DM0
#define Pin_VTarget__DM1 CYREG_PRT3_DM1
#define Pin_VTarget__DM2 CYREG_PRT3_DM2
#define Pin_VTarget__DR CYREG_PRT3_DR
#define Pin_VTarget__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_VTarget__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_VTarget__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_VTarget__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_VTarget__MASK 0x08u
#define Pin_VTarget__PORT 3u
#define Pin_VTarget__PRT CYREG_PRT3_PRT
#define Pin_VTarget__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_VTarget__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_VTarget__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_VTarget__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_VTarget__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_VTarget__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_VTarget__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_VTarget__PS CYREG_PRT3_PS
#define Pin_VTarget__SHIFT 3u
#define Pin_VTarget__SLW CYREG_PRT3_SLW

/* SPI_SS_CTRL */
#define SPI_SS_CTRL_Sync_ctrl_reg__0__MASK 0x01u
#define SPI_SS_CTRL_Sync_ctrl_reg__0__POS 0
#define SPI_SS_CTRL_Sync_ctrl_reg__1__MASK 0x02u
#define SPI_SS_CTRL_Sync_ctrl_reg__1__POS 1
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_SS_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_SS_CTRL_Sync_ctrl_reg__2__MASK 0x04u
#define SPI_SS_CTRL_Sync_ctrl_reg__2__POS 2
#define SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_SS_CTRL_Sync_ctrl_reg__MASK 0x07u
#define SPI_SS_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_SS_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_SS_CTRL_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* UART_Bridge */
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_Bridge_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_Bridge_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_Bridge_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_Bridge_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_Bridge_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Bridge_2_BUART_sRX_RxSts__3__POS 3
#define UART_Bridge_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Bridge_2_BUART_sRX_RxSts__4__POS 4
#define UART_Bridge_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Bridge_2_BUART_sRX_RxSts__5__POS 5
#define UART_Bridge_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_Bridge_2_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_Bridge_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_Bridge_2_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_Bridge_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_Bridge_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Bridge_2_BUART_sTX_TxSts__0__POS 0
#define UART_Bridge_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Bridge_2_BUART_sTX_TxSts__1__POS 1
#define UART_Bridge_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_Bridge_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_Bridge_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Bridge_2_BUART_sTX_TxSts__2__POS 2
#define UART_Bridge_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Bridge_2_BUART_sTX_TxSts__3__POS 3
#define UART_Bridge_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Bridge_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_Bridge_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_Bridge_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_Bridge_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_Bridge_2_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define UART_Bridge_2_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define UART_Bridge_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_Bridge_2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_2_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_Bridge_2_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_Bridge_2_RXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_Bridge_2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Bridge_2_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_2_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_2_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_Bridge_2_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_Bridge_2_TXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_2_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_Bridge_2_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_2_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define UART_Bridge_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_Bridge_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_Bridge_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_Bridge_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_Bridge_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_Bridge_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_Bridge_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_Bridge_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_Bridge_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_Bridge_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_Bridge_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_Bridge_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Bridge_BUART_sRX_RxSts__3__POS 3
#define UART_Bridge_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Bridge_BUART_sRX_RxSts__4__POS 4
#define UART_Bridge_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Bridge_BUART_sRX_RxSts__5__POS 5
#define UART_Bridge_BUART_sRX_RxSts__MASK 0x38u
#define UART_Bridge_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_Bridge_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_Bridge_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_Bridge_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_Bridge_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_Bridge_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_Bridge_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_Bridge_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_Bridge_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_Bridge_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_Bridge_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_Bridge_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_Bridge_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_Bridge_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Bridge_BUART_sTX_TxSts__0__POS 0
#define UART_Bridge_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Bridge_BUART_sTX_TxSts__1__POS 1
#define UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_Bridge_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_Bridge_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Bridge_BUART_sTX_TxSts__2__POS 2
#define UART_Bridge_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Bridge_BUART_sTX_TxSts__3__POS 3
#define UART_Bridge_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Bridge_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_Bridge_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_Bridge_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_Bridge_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_Bridge_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define UART_Bridge_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define UART_Bridge_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_Bridge_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_RXInternalInterrupt__INTC_MASK 0x02u
#define UART_Bridge_RXInternalInterrupt__INTC_NUMBER 1u
#define UART_Bridge_RXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_Bridge_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_Bridge_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_Bridge_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_Bridge_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_Bridge_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_Bridge_TXInternalInterrupt__INTC_PRIOR_NUM 4u
#define UART_Bridge_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_Bridge_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_Bridge_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_CSTick */
#define Timer_CSTick_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_CSTick_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_CSTick_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_CSTick_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_CSTick_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_CSTick_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_CSTick_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_CSTick_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_CSTick_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_CSTick_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_CSTick_TimerHW__PM_ACT_MSK 0x01u
#define Timer_CSTick_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_CSTick_TimerHW__PM_STBY_MSK 0x01u
#define Timer_CSTick_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_CSTick_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_CSTick_TimerHW__SR0 CYREG_TMR0_SR0

/* LedControlReg */
#define LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define LedControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define LedControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define LedControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define LedControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define LedControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define LedControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define LedControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define LedControlReg_Sync_ctrl_reg__2__MASK 0x04u
#define LedControlReg_Sync_ctrl_reg__2__POS 2
#define LedControlReg_Sync_ctrl_reg__3__MASK 0x08u
#define LedControlReg_Sync_ctrl_reg__3__POS 3
#define LedControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define LedControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define LedControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define LedControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define LedControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define LedControlReg_Sync_ctrl_reg__MASK 0x0Cu
#define LedControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define LedControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define LedControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Pin_BLE_Sleep */
#define Pin_BLE_Sleep__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Pin_BLE_Sleep__0__MASK 0x10u
#define Pin_BLE_Sleep__0__PC CYREG_IO_PC_PRT15_PC4
#define Pin_BLE_Sleep__0__PORT 15u
#define Pin_BLE_Sleep__0__SHIFT 4u
#define Pin_BLE_Sleep__AG CYREG_PRT15_AG
#define Pin_BLE_Sleep__AMUX CYREG_PRT15_AMUX
#define Pin_BLE_Sleep__BIE CYREG_PRT15_BIE
#define Pin_BLE_Sleep__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_BLE_Sleep__BYP CYREG_PRT15_BYP
#define Pin_BLE_Sleep__CTL CYREG_PRT15_CTL
#define Pin_BLE_Sleep__DM0 CYREG_PRT15_DM0
#define Pin_BLE_Sleep__DM1 CYREG_PRT15_DM1
#define Pin_BLE_Sleep__DM2 CYREG_PRT15_DM2
#define Pin_BLE_Sleep__DR CYREG_PRT15_DR
#define Pin_BLE_Sleep__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_BLE_Sleep__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_BLE_Sleep__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_BLE_Sleep__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_BLE_Sleep__MASK 0x10u
#define Pin_BLE_Sleep__PORT 15u
#define Pin_BLE_Sleep__PRT CYREG_PRT15_PRT
#define Pin_BLE_Sleep__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_BLE_Sleep__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_BLE_Sleep__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_BLE_Sleep__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_BLE_Sleep__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_BLE_Sleep__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_BLE_Sleep__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_BLE_Sleep__PS CYREG_PRT15_PS
#define Pin_BLE_Sleep__SHIFT 4u
#define Pin_BLE_Sleep__SLW CYREG_PRT15_SLW

/* Pin_HWVersion */
#define Pin_HWVersion__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_HWVersion__0__MASK 0x01u
#define Pin_HWVersion__0__PC CYREG_PRT2_PC0
#define Pin_HWVersion__0__PORT 2u
#define Pin_HWVersion__0__SHIFT 0u
#define Pin_HWVersion__1__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_HWVersion__1__MASK 0x02u
#define Pin_HWVersion__1__PC CYREG_PRT2_PC1
#define Pin_HWVersion__1__PORT 2u
#define Pin_HWVersion__1__SHIFT 1u
#define Pin_HWVersion__2__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_HWVersion__2__MASK 0x04u
#define Pin_HWVersion__2__PC CYREG_PRT2_PC2
#define Pin_HWVersion__2__PORT 2u
#define Pin_HWVersion__2__SHIFT 2u
#define Pin_HWVersion__3__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_HWVersion__3__MASK 0x08u
#define Pin_HWVersion__3__PC CYREG_PRT2_PC3
#define Pin_HWVersion__3__PORT 2u
#define Pin_HWVersion__3__SHIFT 3u
#define Pin_HWVersion__4__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_HWVersion__4__MASK 0x10u
#define Pin_HWVersion__4__PC CYREG_PRT2_PC4
#define Pin_HWVersion__4__PORT 2u
#define Pin_HWVersion__4__SHIFT 4u
#define Pin_HWVersion__AG CYREG_PRT2_AG
#define Pin_HWVersion__AMUX CYREG_PRT2_AMUX
#define Pin_HWVersion__BIE CYREG_PRT2_BIE
#define Pin_HWVersion__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_HWVersion__BYP CYREG_PRT2_BYP
#define Pin_HWVersion__CTL CYREG_PRT2_CTL
#define Pin_HWVersion__DM0 CYREG_PRT2_DM0
#define Pin_HWVersion__DM1 CYREG_PRT2_DM1
#define Pin_HWVersion__DM2 CYREG_PRT2_DM2
#define Pin_HWVersion__DR CYREG_PRT2_DR
#define Pin_HWVersion__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_HWVersion__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_HWVersion__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_HWVersion__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_HWVersion__MASK 0x1Fu
#define Pin_HWVersion__PORT 2u
#define Pin_HWVersion__PRT CYREG_PRT2_PRT
#define Pin_HWVersion__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_HWVersion__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_HWVersion__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_HWVersion__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_HWVersion__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_HWVersion__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_HWVersion__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_HWVersion__PS CYREG_PRT2_PS
#define Pin_HWVersion__SHIFT 0u
#define Pin_HWVersion__SLW CYREG_PRT2_SLW

/* Pin_VoltageEn */
#define Pin_VoltageEn__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_VoltageEn__0__MASK 0x80u
#define Pin_VoltageEn__0__PC CYREG_PRT2_PC7
#define Pin_VoltageEn__0__PORT 2u
#define Pin_VoltageEn__0__SHIFT 7u
#define Pin_VoltageEn__AG CYREG_PRT2_AG
#define Pin_VoltageEn__AMUX CYREG_PRT2_AMUX
#define Pin_VoltageEn__BIE CYREG_PRT2_BIE
#define Pin_VoltageEn__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_VoltageEn__BYP CYREG_PRT2_BYP
#define Pin_VoltageEn__CTL CYREG_PRT2_CTL
#define Pin_VoltageEn__DM0 CYREG_PRT2_DM0
#define Pin_VoltageEn__DM1 CYREG_PRT2_DM1
#define Pin_VoltageEn__DM2 CYREG_PRT2_DM2
#define Pin_VoltageEn__DR CYREG_PRT2_DR
#define Pin_VoltageEn__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_VoltageEn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_VoltageEn__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_VoltageEn__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_VoltageEn__MASK 0x80u
#define Pin_VoltageEn__PORT 2u
#define Pin_VoltageEn__PRT CYREG_PRT2_PRT
#define Pin_VoltageEn__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_VoltageEn__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_VoltageEn__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_VoltageEn__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_VoltageEn__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_VoltageEn__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_VoltageEn__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_VoltageEn__PS CYREG_PRT2_PS
#define Pin_VoltageEn__SHIFT 7u
#define Pin_VoltageEn__SLW CYREG_PRT2_SLW

/* Control_Flow_En */
#define Control_Flow_En_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Flow_En_2_Sync_ctrl_reg__0__POS 0
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Flow_En_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Flow_En_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Flow_En_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Flow_En_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Flow_En_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Flow_En_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Flow_En_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Control_Flow_En_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Flow_En_Sync_ctrl_reg__0__POS 0
#define Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Control_Flow_En_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Control_Flow_En_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Control_Flow_En_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Control_Flow_En_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Control_Flow_En_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Control_Flow_En_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Control_Flow_En_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Control_Flow_En_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Control_Flow_En_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Control_Flow_En_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Control_Flow_En_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB00_CTL
#define Control_Flow_En_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Control_Flow_En_Sync_ctrl_reg__MASK 0x01u
#define Control_Flow_En_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Control_Flow_En_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Control_Flow_En_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB00_MSK

/* ApplicationButton */
#define ApplicationButton__0__INTTYPE CYREG_PICU15_INTTYPE0
#define ApplicationButton__0__MASK 0x01u
#define ApplicationButton__0__PC CYREG_IO_PC_PRT15_PC0
#define ApplicationButton__0__PORT 15u
#define ApplicationButton__0__SHIFT 0u
#define ApplicationButton__AG CYREG_PRT15_AG
#define ApplicationButton__AMUX CYREG_PRT15_AMUX
#define ApplicationButton__BIE CYREG_PRT15_BIE
#define ApplicationButton__BIT_MASK CYREG_PRT15_BIT_MASK
#define ApplicationButton__BYP CYREG_PRT15_BYP
#define ApplicationButton__CTL CYREG_PRT15_CTL
#define ApplicationButton__DM0 CYREG_PRT15_DM0
#define ApplicationButton__DM1 CYREG_PRT15_DM1
#define ApplicationButton__DM2 CYREG_PRT15_DM2
#define ApplicationButton__DR CYREG_PRT15_DR
#define ApplicationButton__INP_DIS CYREG_PRT15_INP_DIS
#define ApplicationButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ApplicationButton__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ApplicationButton__LCD_EN CYREG_PRT15_LCD_EN
#define ApplicationButton__MASK 0x01u
#define ApplicationButton__PORT 15u
#define ApplicationButton__PRT CYREG_PRT15_PRT
#define ApplicationButton__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ApplicationButton__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ApplicationButton__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ApplicationButton__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ApplicationButton__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ApplicationButton__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ApplicationButton__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ApplicationButton__PS CYREG_PRT15_PS
#define ApplicationButton__SHIFT 0u
#define ApplicationButton__SLW CYREG_PRT15_SLW

/* Pin_I2cPullUpEnable */
#define Pin_I2cPullUpEnable__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_I2cPullUpEnable__0__MASK 0x04u
#define Pin_I2cPullUpEnable__0__PC CYREG_PRT0_PC2
#define Pin_I2cPullUpEnable__0__PORT 0u
#define Pin_I2cPullUpEnable__0__SHIFT 2u
#define Pin_I2cPullUpEnable__AG CYREG_PRT0_AG
#define Pin_I2cPullUpEnable__AMUX CYREG_PRT0_AMUX
#define Pin_I2cPullUpEnable__BIE CYREG_PRT0_BIE
#define Pin_I2cPullUpEnable__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_I2cPullUpEnable__BYP CYREG_PRT0_BYP
#define Pin_I2cPullUpEnable__CTL CYREG_PRT0_CTL
#define Pin_I2cPullUpEnable__DM0 CYREG_PRT0_DM0
#define Pin_I2cPullUpEnable__DM1 CYREG_PRT0_DM1
#define Pin_I2cPullUpEnable__DM2 CYREG_PRT0_DM2
#define Pin_I2cPullUpEnable__DR CYREG_PRT0_DR
#define Pin_I2cPullUpEnable__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_I2cPullUpEnable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_I2cPullUpEnable__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_I2cPullUpEnable__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_I2cPullUpEnable__MASK 0x04u
#define Pin_I2cPullUpEnable__PORT 0u
#define Pin_I2cPullUpEnable__PRT CYREG_PRT0_PRT
#define Pin_I2cPullUpEnable__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_I2cPullUpEnable__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_I2cPullUpEnable__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_I2cPullUpEnable__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_I2cPullUpEnable__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_I2cPullUpEnable__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_I2cPullUpEnable__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_I2cPullUpEnable__PS CYREG_PRT0_PS
#define Pin_I2cPullUpEnable__SHIFT 2u
#define Pin_I2cPullUpEnable__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define autoVrefComparator_0__CLK CYREG_CMP3_CLK
#define autoVrefComparator_0__CMP_MASK 0x08u
#define autoVrefComparator_0__CMP_NUMBER 3u
#define autoVrefComparator_0__CR CYREG_CMP3_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT3_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x08u
#define autoVrefComparator_0__LUT__MSK_SHIFT 3u
#define autoVrefComparator_0__LUT__MX CYREG_LUT3_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x08u
#define autoVrefComparator_0__LUT__SR_SHIFT 3u
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x08u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x08u
#define autoVrefComparator_0__SW0 CYREG_CMP3_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP3_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP3_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP3_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP3_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP3_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP3_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x08u
#define autoVrefComparator_0__WRK_SHIFT 3u
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "KitProg3"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
