INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student1/Documents/Avinash/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student1/Documents/Avinash/ram/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student1/Documents/Avinash/ram/ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
