-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111100110010101101011000000001", 
    1 => "00111101100011000010010000111101", 
    2 => "10111101001000110011110001111010", 
    3 => "00111101100011111011010001011011", 
    4 => "00111101100000011011011111111010", 
    5 => "10111110001001010000011110000011", 
    6 => "10111110110011111110011100011000", 
    7 => "00111101100001101000110001101011", 
    8 => "00111101011011101011100101000000", 
    9 => "00111101100000011001010111000111", 
    10 => "00111101100010101101001000101111", 
    11 => "10111101001001000100111110101000", 
    12 => "10111110100000110011100011000010", 
    13 => "10111111001100000100111011111011", 
    14 => "10111110100100000110001101001001", 
    15 => "10111110110001000101001000101101", 
    16 => "10111110101111110101001100001110", 
    17 => "10111101000110000001001111011001", 
    18 => "10111110110000100110001110000100", 
    19 => "10111101101000010001101011111001", 
    20 => "10111110101010010101110110000101", 
    21 => "00111101100110000011110010010010", 
    22 => "10111110101111100111101000100111", 
    23 => "10111110110100100100000100110111", 
    24 => "10111100101000111101001101011110", 
    25 => "10111111000110000110101000100101", 
    26 => "10111101001011110100100111000000", 
    27 => "10111110100000100110000011010110", 
    28 => "10111100110001110100111101001100", 
    29 => "10111110011011001110111001111001", 
    30 => "00111101011101101100100010011010", 
    31 => "10111101000101001101110100001011", 
    32 => "10111110110011000101011100010100", 
    33 => "00111101100100000110101111100111", 
    34 => "00111101100011101011000100010100", 
    35 => "10111111000000010011010100010000", 
    36 => "10111110000110101111000011111000", 
    37 => "00111101100100000010101001100101", 
    38 => "10111101110011101101001101010111", 
    39 => "10111110100000101100001011111010", 
    40 => "10111110110110100101001010011001", 
    41 => "00111101100011001011110001000011", 
    42 => "00111101011010101011001011110010", 
    43 => "00111101100000101010001011101000", 
    44 => "00111101011110101100011111110110", 
    45 => "10111101000000111000111010100111", 
    46 => "00111101100011100100100111001101", 
    47 => "00111101001110001010000010001110", 
    48 => "00111100101111100100111010001110", 
    49 => "10111100110111101001010110001101", 
    50 => "10111110110010001110110101001000", 
    51 => "10111110110101011010001000011110", 
    52 => "00111101100010100110001000110110", 
    53 => "00111101100000001110001001011111", 
    54 => "10111110010011010111100100011011", 
    55 => "10111010110001100110001000000111", 
    56 => "00111101100010101010101001001100", 
    57 => "10111011110001100000010111011100", 
    58 => "00111101001011100010001011110001", 
    59 => "10111110100111011010101100010011", 
    60 => "10111011101100110010000100011111", 
    61 => "00111100100010000000000001100000", 
    62 => "00111101100010010100001101001010", 
    63 => "00111101100010101100001110101001" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_150_W_ho_38 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_150_W_ho_38 is
    component krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom_U :  component krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


