{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515004137485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515004137493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 15:28:57 2018 " "Processing started: Wed Jan 03 15:28:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515004137493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004137493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004137493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515004140083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515004140083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador-5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador-5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador-5bit " "Found entity 1: somador-5bit" {  } { { "somador-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/somador-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-1 " "Found entity 1: mux2-1" {  } { { "Mux2-1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/Mux2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161802 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux 2-1_5bit.bdf " "Can't analyze file -- file Mux 2-1_5bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515004161820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max-a-b-5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max-a-b-5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 max-a-b-5bit " "Found entity 1: max-a-b-5bit" {  } { { "max-a-b-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/max-a-b-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-2-1_5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-2-1_5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-2-1_5bit " "Found entity 1: mux-2-1_5bit" {  } { { "Mux-2-1_5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/Mux-2-1_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min-a-b-5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min-a-b-5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 min-a-b-5bit " "Found entity 1: min-a-b-5bit" {  } { { "min-a-b-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/min-a-b-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-modulos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-modulos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-modulos " "Found entity 1: mux-modulos" {  } { { "mux-modulos.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-modulos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161865 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../teste.bdf " "Can't analyze file -- file ../teste.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515004161879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2-1-vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2-1-vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-1-vetor " "Found entity 1: mux2-1-vetor" {  } { { "mux2-1-vetor.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux2-1-vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1-vetor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1-vetor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-1-vetor " "Found entity 1: mux4-1-vetor" {  } { { "mux4-1-vetor.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux4-1-vetor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux=seletor.bdf " "Can't analyze file -- file mux=seletor.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515004161897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-2-1_6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-2-1_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-2-1_6bit " "Found entity 1: mux-2-1_6bit" {  } { { "mux-2-1_6bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-2-1_6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-4-1_6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-4-1_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-4-1_6bit " "Found entity 1: mux-4-1_6bit" {  } { { "mux-4-1_6bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-4-1_6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-8-1_6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-8-1_6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-8-1_6bit " "Found entity 1: mux-8-1_6bit" {  } { { "mux-8-1_6bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-8-1_6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-2-1_7bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-2-1_7bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-2-1_7bit " "Found entity 1: mux-2-1_7bit" {  } { { "mux-2-1_7bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-2-1_7bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-4-1_7bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-4-1_7bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux-4-1_7bit " "Found entity 1: mux-4-1_7bit" {  } { { "mux-4-1_7bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-4-1_7bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade-logica-aritmetica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade-logica-aritmetica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade-logica-aritmetica " "Found entity 1: unidade-logica-aritmetica" {  } { { "unidade-logica-aritmetica.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161915 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TESTE.bdf " "Can't analyze file -- file TESTE.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515004161937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led-a1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led-a1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 led-A1 " "Found entity 1: led-A1" {  } { { "led-A1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-A1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led-g2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led-g2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 led-G2 " "Found entity 1: led-G2" {  } { { "led-G2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-G2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004161964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004161964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515004162055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade-logica-aritmetica unidade-logica-aritmetica:inst " "Elaborating entity \"unidade-logica-aritmetica\" for hierarchy \"unidade-logica-aritmetica:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { { 264 280 424 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux-8-1_7bit.bdf 1 1 " "Using design file mux-8-1_7bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux-8-1_7bit " "Found entity 1: mux-8-1_7bit" {  } { { "mux-8-1_7bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-8-1_7bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux-8-1_7bit unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10 " "Elaborating entity \"mux-8-1_7bit\" for hierarchy \"unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\"" {  } { { "unidade-logica-aritmetica.bdf" "inst10" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 896 872 1016 1120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux-2-1_7bit unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-2-1_7bit:inst3 " "Elaborating entity \"mux-2-1_7bit\" for hierarchy \"unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-2-1_7bit:inst3\"" {  } { { "mux-8-1_7bit.bdf" "inst3" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-8-1_7bit.bdf" { { 240 400 544 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-1 unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-2-1_7bit:inst3\|mux2-1:inst9 " "Elaborating entity \"mux2-1\" for hierarchy \"unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-2-1_7bit:inst3\|mux2-1:inst9\"" {  } { { "mux-2-1_7bit.bdf" "inst9" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-2-1_7bit.bdf" { { 232 1400 1496 328 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux-4-1_7bit unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-4-1_7bit:inst " "Elaborating entity \"mux-4-1_7bit\" for hierarchy \"unidade-logica-aritmetica:inst\|mux-8-1_7bit:inst10\|mux-4-1_7bit:inst\"" {  } { { "mux-8-1_7bit.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/mux-8-1_7bit.bdf" { { 32 72 216 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador-5bit unidade-logica-aritmetica:inst\|somador-5bit:inst " "Elaborating entity \"somador-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|somador-5bit:inst\"" {  } { { "unidade-logica-aritmetica.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 232 176 320 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador unidade-logica-aritmetica:inst\|somador-5bit:inst\|somador:inst " "Elaborating entity \"somador\" for hierarchy \"unidade-logica-aritmetica:inst\|somador-5bit:inst\|somador:inst\"" {  } { { "somador-5bit.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/somador-5bit.bdf" { { 200 848 944 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator-5bit.bdf 1 1 " "Using design file subtrator-5bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator-5bit " "Found entity 1: subtrator-5bit" {  } { { "subtrator-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/subtrator-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator-5bit unidade-logica-aritmetica:inst\|subtrator-5bit:inst1 " "Elaborating entity \"subtrator-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|subtrator-5bit:inst1\"" {  } { { "unidade-logica-aritmetica.bdf" "inst1" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 400 176 320 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min-a-b-5bit unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2 " "Elaborating entity \"min-a-b-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\"" {  } { { "unidade-logica-aritmetica.bdf" "inst2" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 568 176 320 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux-2-1_5bit unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|mux-2-1_5bit:inst " "Elaborating entity \"mux-2-1_5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|mux-2-1_5bit:inst\"" {  } { { "min-a-b-5bit.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/min-a-b-5bit.bdf" { { 120 704 848 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a-menor-igual-b-5bit.bdf 1 1 " "Using design file a-menor-igual-b-5bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a-menor-igual-b-5bit " "Found entity 1: a-menor-igual-b-5bit" {  } { { "a-menor-igual-b-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-menor-igual-b-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a-menor-igual-b-5bit unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1 " "Elaborating entity \"a-menor-igual-b-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\"" {  } { { "min-a-b-5bit.bdf" "inst1" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/min-a-b-5bit.bdf" { { 224 368 512 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a-maior-b-5bit.bdf 1 1 " "Using design file a-maior-b-5bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a-maior-b-5bit " "Found entity 1: a-maior-b-5bit" {  } { { "a-maior-b-5bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-maior-b-5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a-maior-b-5bit unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst " "Elaborating entity \"a-maior-b-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst\"" {  } { { "a-menor-igual-b-5bit.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-menor-igual-b-5bit.bdf" { { 128 360 512 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a-maior-b-bit-sinal.bdf 1 1 " "Using design file a-maior-b-bit-sinal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a-maior-b-bit-sinal " "Found entity 1: a-maior-b-bit-sinal" {  } { { "a-maior-b-bit-sinal.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-maior-b-bit-sinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a-maior-b-bit-sinal unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst\|a-maior-b-bit-sinal:inst6 " "Elaborating entity \"a-maior-b-bit-sinal\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst\|a-maior-b-bit-sinal:inst6\"" {  } { { "a-maior-b-5bit.bdf" "inst6" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-maior-b-5bit.bdf" { { 136 120 216 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a-maior-b-1bit.bdf 1 1 " "Using design file a-maior-b-1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a-maior-b-1bit " "Found entity 1: a-maior-b-1bit" {  } { { "a-maior-b-1bit.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-maior-b-1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a-maior-b-1bit unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst\|a-maior-b-1bit:inst5 " "Elaborating entity \"a-maior-b-1bit\" for hierarchy \"unidade-logica-aritmetica:inst\|min-a-b-5bit:inst2\|a-menor-igual-b-5bit:inst1\|a-maior-b-5bit:inst\|a-maior-b-1bit:inst5\"" {  } { { "a-maior-b-5bit.bdf" "inst5" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-maior-b-5bit.bdf" { { 136 272 368 232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max-a-b-5bit unidade-logica-aritmetica:inst\|max-a-b-5bit:inst3 " "Elaborating entity \"max-a-b-5bit\" for hierarchy \"unidade-logica-aritmetica:inst\|max-a-b-5bit:inst3\"" {  } { { "unidade-logica-aritmetica.bdf" "inst3" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 736 176 320 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator-a-1.bdf 1 1 " "Using design file subtrator-a-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator-A-1 " "Found entity 1: subtrator-A-1" {  } { { "subtrator-a-1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/subtrator-a-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator-A-1 unidade-logica-aritmetica:inst\|subtrator-A-1:inst8 " "Elaborating entity \"subtrator-A-1\" for hierarchy \"unidade-logica-aritmetica:inst\|subtrator-A-1:inst8\"" {  } { { "unidade-logica-aritmetica.bdf" "inst8" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 1240 176 320 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a-x-4.bdf 1 1 " "Using design file a-x-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a-x-4 " "Found entity 1: a-x-4" {  } { { "a-x-4.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/a-x-4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a-x-4 unidade-logica-aritmetica:inst\|a-x-4:inst7 " "Elaborating entity \"a-x-4\" for hierarchy \"unidade-logica-aritmetica:inst\|a-x-4:inst7\"" {  } { { "unidade-logica-aritmetica.bdf" "inst7" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/unidade-logica-aritmetica.bdf" { { 1408 176 320 1568 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.bdf 1 1 " "Using design file decodificador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:inst1 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { { 264 512 688 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-d1.bdf 1 1 " "Using design file led-d1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-D1 " "Found entity 1: led-D1" {  } { { "led-d1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-d1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-D1 decodificador:inst1\|led-D1:inst1 " "Elaborating entity \"led-D1\" for hierarchy \"decodificador:inst1\|led-D1:inst1\"" {  } { { "decodificador.bdf" "inst1" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 280 296 392 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-e1.bdf 1 1 " "Using design file led-e1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-E1 " "Found entity 1: led-E1" {  } { { "led-e1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-e1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-E1 decodificador:inst1\|led-E1:inst2 " "Elaborating entity \"led-E1\" for hierarchy \"decodificador:inst1\|led-E1:inst2\"" {  } { { "decodificador.bdf" "inst2" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 424 296 392 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-f1.bdf 1 1 " "Using design file led-f1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-F1 " "Found entity 1: led-F1" {  } { { "led-f1.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-f1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-F1 decodificador:inst1\|led-F1:inst3 " "Elaborating entity \"led-F1\" for hierarchy \"decodificador:inst1\|led-F1:inst3\"" {  } { { "decodificador.bdf" "inst3" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 568 296 392 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-A1 decodificador:inst1\|led-A1:inst " "Elaborating entity \"led-A1\" for hierarchy \"decodificador:inst1\|led-A1:inst\"" {  } { { "decodificador.bdf" "inst" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 24 296 392 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-a2.bdf 1 1 " "Using design file led-a2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-A2 " "Found entity 1: led-A2" {  } { { "led-a2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-a2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004162984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004162984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-A2 decodificador:inst1\|led-A2:inst6 " "Elaborating entity \"led-A2\" for hierarchy \"decodificador:inst1\|led-A2:inst6\"" {  } { { "decodificador.bdf" "inst6" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 16 616 712 144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004162985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-b2.bdf 1 1 " "Using design file led-b2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-B2 " "Found entity 1: led-B2" {  } { { "led-b2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-b2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004163048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004163048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-B2 decodificador:inst1\|led-B2:inst7 " "Elaborating entity \"led-B2\" for hierarchy \"decodificador:inst1\|led-B2:inst7\"" {  } { { "decodificador.bdf" "inst7" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 160 616 712 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-c2.bdf 1 1 " "Using design file led-c2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-C2 " "Found entity 1: led-C2" {  } { { "led-c2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-c2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004163104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004163104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-C2 decodificador:inst1\|led-C2:inst8 " "Elaborating entity \"led-C2\" for hierarchy \"decodificador:inst1\|led-C2:inst8\"" {  } { { "decodificador.bdf" "inst8" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 304 616 712 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-d2.bdf 1 1 " "Using design file led-d2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-D2 " "Found entity 1: led-D2" {  } { { "led-d2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-d2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004163180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004163180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-D2 decodificador:inst1\|led-D2:inst9 " "Elaborating entity \"led-D2\" for hierarchy \"decodificador:inst1\|led-D2:inst9\"" {  } { { "decodificador.bdf" "inst9" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 448 616 712 576 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-e2.bdf 1 1 " "Using design file led-e2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-E2 " "Found entity 1: led-E2" {  } { { "led-e2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-e2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004163246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004163246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-E2 decodificador:inst1\|led-E2:inst10 " "Elaborating entity \"led-E2\" for hierarchy \"decodificador:inst1\|led-E2:inst10\"" {  } { { "decodificador.bdf" "inst10" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 592 616 712 720 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "led-f2.bdf 1 1 " "Using design file led-f2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led-F2 " "Found entity 1: led-F2" {  } { { "led-f2.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/led-f2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515004163314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515004163314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-F2 decodificador:inst1\|led-F2:inst14 " "Elaborating entity \"led-F2\" for hierarchy \"decodificador:inst1\|led-F2:inst14\"" {  } { { "decodificador.bdf" "inst14" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 736 616 712 864 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led-G2 decodificador:inst1\|led-G2:inst12 " "Elaborating entity \"led-G2\" for hierarchy \"decodificador:inst1\|led-G2:inst12\"" {  } { { "decodificador.bdf" "inst12" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/decodificador.bdf" { { 880 616 712 1008 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004163331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY1\[1\] VCC " "Pin \"DISPLAY1\[1\]\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { { 272 720 896 288 "DISPLAY1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515004165178 "|ULA|DISPLAY1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY1\[2\] VCC " "Pin \"DISPLAY1\[2\]\" is stuck at VCC" {  } { { "ULA.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { { 272 720 896 288 "DISPLAY1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515004165178 "|ULA|DISPLAY1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY1\[6\] GND " "Pin \"DISPLAY1\[6\]\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "D:/UFRPE/3°P/Sistemas Digitais/Projeto-ULA/ULA/ULA.bdf" { { 272 720 896 288 "DISPLAY1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515004165178 "|ULA|DISPLAY1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1515004165178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1515004165324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515004168451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515004168451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515004172760 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515004172760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515004172760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515004172760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515004172833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 15:29:32 2018 " "Processing ended: Wed Jan 03 15:29:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515004172833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515004172833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515004172833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515004172833 ""}
