library ieee;
use ieee. std_logic_1164.all;

entity FFJK is 
	port (j, k, clock, reset : in std_logic; q : out std_logic);
end FFJK;

architecture comportamento of FFJK is 
signal jk : std_logic_vector(1 downto 0) := "00";
signal qs : std_logic := '0';

begin

	jk <= j AND k;
	
process(reset, clock)
begin
