
\section{Introduction}

\subsection{Tesla Family}
Architectures:
\begin{itemize}
    \item Tesla (2008)
        \begin{itemize}
            \item CUDA
        \end{itemize}
    \item Fermi (2010)
        \begin{itemize}
          \item Introduces hierarchical cache. L1 is connected to L2 and L2 to DRAM.
          L2 and DRAM have access to host CPU memory through PCIe.
          \item ECC memory protection enables high MTBF for HPC.
          \item 64 bit Floating Point operations (only half of the throughput??? \cite{nickolls2010gpu} )
          \item IEE 754-2008 (new?)
          \item Unified access to local, shared and global memory (C/C++ compatible)
          \item Configurable L1 and L2 (shared) memory
        \end{itemize}
    \item Kepler (2012)
        \begin{itemize}
            \item K80 $\rightarrow$ Multi-Application HPC
            \item Dynamic Parallelism [\textbf{TODO:} Streams?]
        \end{itemize}
    \item Maxwell (2014)
        \begin{itemize}
            \item M40 (training) M4 (inference) $\rightarrow$ Hyperscale HPC
            \item Unified Virtual Memory ?
            \item DX12 ?
        \end{itemize}
    \item Pascal (2016)
        \begin{itemize}
            \item P100 $\rightarrow$ Strong-Scale HPC
            \begin{itemize}
                \item Unified Virtual Memory
                \item 3D chip. 3D stacked DRAM $\rightarrow$ terabyte bandwidth
                \item NVLink 160GB/s (5x bi-directional PCI Express)
                \begin{itemize}
                    \item Keep whole layer weights in registers (see Greg Diamos, there is a talk too)
                    \item Model paralellism (over NVLink)
                \end{itemize}
                \item Preemption (all GPU cores) (deep learning?)
                \item Huge chip 600mm2?
                \item HBM2 fastest memory 4000 wires from Pascal to others around (Samsung?)
                \item 16nm FinFET (TSMC)
            \end{itemize}
            \item DGX-1 $\rightarrow$ Supercomputer ``in a box''
            \item Drive PX
        \end{itemize}
    \item Volta (2018)

\end{itemize}


% can use a bibliography generated by BibTeX as a .bbl file
% standard IEEE bibliography style from:
% http://www.ctan.org/tex-archive/macros/latex/contrib/supported/IEEEtran/bibtex
\bibliographystyle{IEEEtran}
% argument is your BibTeX string definitions and bibliography database(s)
\bibliography{IEEEabrv,references}
