# Configurable Logic Block

TODO: document


## Bitstream — `CLBLL`

{{tile virtex7 CLBLL}}


## Bitstream — `CLBLM`

{{tile virtex7 CLBLM}}
