{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659007987341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659007987348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 12:33:07 2022 " "Processing started: Thu Jul 28 12:33:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659007987348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007987348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AcoustophoreticBoard -c AcoustophoreticBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off AcoustophoreticBoard -c AcoustophoreticBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007987348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659007988375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659007988375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interpolationcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/interpolationcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterpolationControl-Behavioral " "Found design unit 1: InterpolationControl-Behavioral" {  } { { "src/InterpolationControl.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InterpolationControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996070 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterpolationControl " "Found entity 1: InterpolationControl" {  } { { "src/InterpolationControl.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InterpolationControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/powerxyz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/powerxyz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PowerXYZ-Behavioral " "Found design unit 1: PowerXYZ-Behavioral" {  } { { "src/PowerXYZ.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PowerXYZ.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996074 ""} { "Info" "ISGN_ENTITY_NAME" "1 PowerXYZ " "Found entity 1: PowerXYZ" {  } { { "src/PowerXYZ.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PowerXYZ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointdatacontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pointdatacontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PointDataController-Behavioral " "Found design unit 1: PointDataController-Behavioral" {  } { { "src/PointDataController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataController.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996077 ""} { "Info" "ISGN_ENTITY_NAME" "1 PointDataController " "Found entity 1: PointDataController" {  } { { "src/PointDataController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataController.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phaselutcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phaselutcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseLUTController-Behavioral " "Found design unit 1: PhaseLUTController-Behavioral" {  } { { "src/PhaseLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseLUTController.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996082 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseLUTController " "Found entity 1: PhaseLUTController" {  } { { "src/PhaseLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseLUTController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rssfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rssfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSSFilter-Behavioral " "Found design unit 1: RSSFilter-Behavioral" {  } { { "src/RSSFilter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RSSFilter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996085 ""} { "Info" "ISGN_ENTITY_NAME" "1 RSSFilter " "Found entity 1: RSSFilter" {  } { { "src/RSSFilter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RSSFilter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996089 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-rtl " "Found design unit 1: SerialReceiver-rtl" {  } { { "src/SerialReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SerialReceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996094 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "src/SerialReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SerialReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/muxphase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/muxphase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxPhase-Behavioral " "Found design unit 1: MuxPhase-Behavioral" {  } { { "src/MuxPhase.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/MuxPhase.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996098 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPhase " "Found entity 1: MuxPhase" {  } { { "src/MuxPhase.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/MuxPhase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/distribute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/distribute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distribute-Behavioral " "Found design unit 1: Distribute-Behavioral" {  } { { "src/Distribute.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distribute " "Found entity 1: Distribute" {  } { { "src/Distribute.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "src/Counter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "src/Counter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/allchannels.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/allchannels.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AllChannels-Behavioral " "Found design unit 1: AllChannels-Behavioral" {  } { { "src/AllChannels.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996110 ""} { "Info" "ISGN_ENTITY_NAME" "1 AllChannels " "Found entity 1: AllChannels" {  } { { "src/AllChannels.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/masterclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/masterclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterclock-SYN " "Found design unit 1: masterclock-SYN" {  } { { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Masterclock " "Found entity 1: Masterclock" {  } { { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phaseram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phaseram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phaseram-SYN " "Found design unit 1: phaseram-SYN" {  } { { "src/PhaseRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996118 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseRAM " "Found entity 1: PhaseRAM" {  } { { "src/PhaseRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/amplituderam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/amplituderam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amplituderam-SYN " "Found design unit 1: amplituderam-SYN" {  } { { "src/AmplitudeRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996122 ""} { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeRAM " "Found entity 1: AmplitudeRAM" {  } { { "src/AmplitudeRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointholo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pointholo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PointHolo-Behavioral " "Found design unit 1: PointHolo-Behavioral" {  } { { "src/PointHolo.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointHolo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996126 ""} { "Info" "ISGN_ENTITY_NAME" "1 PointHolo " "Found entity 1: PointHolo" {  } { { "src/PointHolo.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointHolo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointholocontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pointholocontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PointHoloController-Behavioral " "Found design unit 1: PointHoloController-Behavioral" {  } { { "src/PointHoloController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointHoloController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996130 ""} { "Info" "ISGN_ENTITY_NAME" "1 PointHoloController " "Found entity 1: PointHoloController" {  } { { "src/PointHoloController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointHoloController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lut_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_21-SYN " "Found design unit 1: lut_21-SYN" {  } { { "src/LUT_21.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/LUT_21.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996134 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_21 " "Found entity 1: LUT_21" {  } { { "src/LUT_21.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/LUT_21.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calcdistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calcdistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcDistance-Behavioral " "Found design unit 1: CalcDistance-Behavioral" {  } { { "src/CalcDistance.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalcDistance.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996139 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalcDistance " "Found entity 1: CalcDistance" {  } { { "src/CalcDistance.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalcDistance.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calibration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calibration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calibration-Behavioral " "Found design unit 1: Calibration-Behavioral" {  } { { "src/Calibration.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Calibration.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calibration " "Found entity 1: Calibration" {  } { { "src/Calibration.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Calibration.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calibrationram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calibrationram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calibrationram-SYN " "Found design unit 1: calibrationram-SYN" {  } { { "src/CalibrationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationRAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996147 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalibrationRAM " "Found entity 1: CalibrationRAM" {  } { { "src/CalibrationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressConverter-Behavioral " "Found design unit 1: AddressConverter-Behavioral" {  } { { "AddressConverter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/AddressConverter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996151 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressConverter " "Found entity 1: AddressConverter" {  } { { "AddressConverter.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/AddressConverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phaselut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phaselut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phaselut-SYN " "Found design unit 1: phaselut-SYN" {  } { { "src/PhaseLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseLUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996155 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseLUT " "Found entity 1: PhaseLUT" {  } { { "src/PhaseLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sincoslutcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sincoslutcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinCosLUTController-Behavioral " "Found design unit 1: SinCosLUTController-Behavioral" {  } { { "src/SinCosLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SinCosLUTController.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996160 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinCosLUTController " "Found entity 1: SinCosLUTController" {  } { { "src/SinCosLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SinCosLUTController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/realimagsummation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/realimagsummation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RealImagSummation-Behavioral " "Found design unit 1: RealImagSummation-Behavioral" {  } { { "src/RealImagSummation.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RealImagSummation.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996164 ""} { "Info" "ISGN_ENTITY_NAME" "1 RealImagSummation " "Found entity 1: RealImagSummation" {  } { { "src/RealImagSummation.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RealImagSummation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/realimagrams.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/realimagrams.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RealImagRAMs-Behavioral " "Found design unit 1: RealImagRAMs-Behavioral" {  } { { "src/RealImagRAMs.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RealImagRAMs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996168 ""} { "Info" "ISGN_ENTITY_NAME" "1 RealImagRAMs " "Found entity 1: RealImagRAMs" {  } { { "src/RealImagRAMs.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/RealImagRAMs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/summationram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/summationram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 summationram-SYN " "Found design unit 1: summationram-SYN" {  } { { "src/SummationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SummationRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996172 ""} { "Info" "ISGN_ENTITY_NAME" "1 SummationRAM " "Found entity 1: SummationRAM" {  } { { "src/SummationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/SummationRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arctanlutcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arctanlutcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArctanLUTController-Behavioral " "Found design unit 1: ArctanLUTController-Behavioral" {  } { { "ArctanLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/ArctanLUTController.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArctanLUTController " "Found entity 1: ArctanLUTController" {  } { { "ArctanLUTController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/ArctanLUTController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arctanlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/arctanlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arctanlut-SYN " "Found design unit 1: arctanlut-SYN" {  } { { "src/ArctanLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ArctanLUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArctanLUT " "Found entity 1: ArctanLUT" {  } { { "src/ArctanLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ArctanLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/commandreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/commandreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommandReader-Behavioral " "Found design unit 1: CommandReader-Behavioral" {  } { { "src/CommandReader.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CommandReader.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996184 ""} { "Info" "ISGN_ENTITY_NAME" "1 CommandReader " "Found entity 1: CommandReader" {  } { { "src/CommandReader.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CommandReader.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointdataram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pointdataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pointdataram-SYN " "Found design unit 1: pointdataram-SYN" {  } { { "src/PointDataRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996189 ""} { "Info" "ISGN_ENTITY_NAME" "1 PointDataRAM " "Found entity 1: PointDataRAM" {  } { { "src/PointDataRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointdatafifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pointdatafifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pointdatafifo-SYN " "Found design unit 1: pointdatafifo-SYN" {  } { { "src/PointDataFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataFIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996193 ""} { "Info" "ISGN_ENTITY_NAME" "1 PointDataFIFO " "Found entity 1: PointDataFIFO" {  } { { "src/PointDataFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PointDataFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/amplitudecorrection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/amplitudecorrection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AmplitudeCorrection-Behavioral " "Found design unit 1: AmplitudeCorrection-Behavioral" {  } { { "src/AmplitudeCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeCorrection.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996197 ""} { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeCorrection " "Found entity 1: AmplitudeCorrection" {  } { { "src/AmplitudeCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeCorrection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/amplitudecorrectionlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/amplitudecorrectionlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amplitudecorrectionlut-SYN " "Found design unit 1: amplitudecorrectionlut-SYN" {  } { { "src/AmplitudeCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeCorrectionLUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996201 ""} { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeCorrectionLUT " "Found entity 1: AmplitudeCorrectionLUT" {  } { { "src/AmplitudeCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeCorrectionLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phaseshiftcorrection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phaseshiftcorrection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseShiftCorrection-Behavioral " "Found design unit 1: PhaseShiftCorrection-Behavioral" {  } { { "src/PhaseShiftCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseShiftCorrection.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996205 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseShiftCorrection " "Found entity 1: PhaseShiftCorrection" {  } { { "src/PhaseShiftCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseShiftCorrection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/swapfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/swapfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swapfifo-SYN " "Found design unit 1: swapfifo-SYN" {  } { { "output_files/SwapFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/SwapFIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996209 ""} { "Info" "ISGN_ENTITY_NAME" "1 SwapFIFO " "Found entity 1: SwapFIFO" {  } { { "output_files/SwapFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/SwapFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gammacorrection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gammacorrection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GammaCorrection-Behavioral " "Found design unit 1: GammaCorrection-Behavioral" {  } { { "src/GammaCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrection.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996214 ""} { "Info" "ISGN_ENTITY_NAME" "1 GammaCorrection " "Found entity 1: GammaCorrection" {  } { { "src/GammaCorrection.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gammacorrectionlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gammacorrectionlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gammacorrectionlut-SYN " "Found design unit 1: gammacorrectionlut-SYN" {  } { { "src/GammaCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrectionLUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996217 ""} { "Info" "ISGN_ENTITY_NAME" "1 GammaCorrectionLUT " "Found entity 1: GammaCorrectionLUT" {  } { { "src/GammaCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrectionLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pulsewidthmodulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pulsewidthmodulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseWidthModulator-Behavioral " "Found design unit 1: PulseWidthModulator-Behavioral" {  } { { "src/PulseWidthModulator.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PulseWidthModulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996222 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseWidthModulator " "Found entity 1: PulseWidthModulator" {  } { { "src/PulseWidthModulator.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PulseWidthModulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/inputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputSelector-Behavioral " "Found design unit 1: InputSelector-Behavioral" {  } { { "src/InputSelector.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InputSelector.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996226 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputSelector " "Found entity 1: InputSelector" {  } { { "src/InputSelector.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InputSelector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inputram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/inputram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputram-SYN " "Found design unit 1: inputram-SYN" {  } { { "src/InputRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InputRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996230 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputRAM " "Found entity 1: InputRAM" {  } { { "src/InputRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InputRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/parallelreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/parallelreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelReceiver-rtl " "Found design unit 1: ParallelReceiver-rtl" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996234 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelReceiver " "Found entity 1: ParallelReceiver" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interpolationram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/interpolationram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpolationram-SYN " "Found design unit 1: interpolationram-SYN" {  } { { "src/InterpolationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InterpolationRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996239 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterpolationRAM " "Found entity 1: InterpolationRAM" {  } { { "src/InterpolationRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/InterpolationRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interpolation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/interpolation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interpolation-Behavioral " "Found design unit 1: Interpolation-Behavioral" {  } { { "src/Interpolation.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Interpolation.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interpolation " "Found entity 1: Interpolation" {  } { { "src/Interpolation.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Interpolation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calibrationandmapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calibrationandmapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalibrationAndMapping-Behavioral " "Found design unit 1: CalibrationAndMapping-Behavioral" {  } { { "src/CalibrationAndMapping.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationAndMapping.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996247 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalibrationAndMapping " "Found entity 1: CalibrationAndMapping" {  } { { "src/CalibrationAndMapping.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationAndMapping.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/phasecalibration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/phasecalibration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseCalibration-Behavioral " "Found design unit 1: PhaseCalibration-Behavioral" {  } { { "src/PhaseCalibration.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseCalibration.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996252 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseCalibration " "Found entity 1: PhaseCalibration" {  } { { "src/PhaseCalibration.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseCalibration.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pinmapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pinmapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PinMapping-Behavioral " "Found design unit 1: PinMapping-Behavioral" {  } { { "src/PinMapping.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PinMapping.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996256 ""} { "Info" "ISGN_ENTITY_NAME" "1 PinMapping " "Found entity 1: PinMapping" {  } { { "src/PinMapping.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PinMapping.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/framebuffercontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/framebuffercontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameBufferController-Behavioral " "Found design unit 1: FrameBufferController-Behavioral" {  } { { "src/FrameBufferController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferController.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996260 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameBufferController " "Found entity 1: FrameBufferController" {  } { { "src/FrameBufferController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferController.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/framebufferfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/framebufferfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framebufferfifo-SYN " "Found design unit 1: framebufferfifo-SYN" {  } { { "src/FrameBufferFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferFIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996264 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameBufferFIFO " "Found entity 1: FrameBufferFIFO" {  } { { "src/FrameBufferFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659007996264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659007996264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659008004403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "synccnt top.vhd(162) " "Verilog HDL or VHDL warning at top.vhd(162): object \"synccnt\" assigned a value but never read" {  } { { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659008004405 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Masterclock Masterclock:inst_Masterclock " "Elaborating entity \"Masterclock\" for hierarchy \"Masterclock:inst_Masterclock\"" {  } { { "src/top.vhd" "inst_Masterclock" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Masterclock:inst_Masterclock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Masterclock:inst_Masterclock\|altpll:altpll_component\"" {  } { { "src/Masterclock.vhd" "altpll_component" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Masterclock:inst_Masterclock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Masterclock:inst_Masterclock\|altpll:altpll_component\"" {  } { { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Masterclock:inst_Masterclock\|altpll:altpll_component " "Instantiated megafunction \"Masterclock:inst_Masterclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 512 " "Parameter \"clk0_multiply_by\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 512 " "Parameter \"clk1_multiply_by\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Masterclock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Masterclock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004481 ""}  } { { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008004481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/masterclock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/masterclock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Masterclock_altpll " "Found entity 1: Masterclock_altpll" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008004546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008004546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Masterclock_altpll Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated " "Elaborating entity \"Masterclock_altpll\" for hierarchy \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst_Counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst_Counter\"" {  } { { "src/top.vhd" "inst_Counter" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSSFilter Counter:inst_Counter\|RSSFilter:inst_RSSFilter " "Elaborating entity \"RSSFilter\" for hierarchy \"Counter:inst_Counter\|RSSFilter:inst_RSSFilter\"" {  } { { "src/Counter.vhd" "inst_RSSFilter" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParallelReceiver ParallelReceiver:inst_ParallelReceiver " "Elaborating entity \"ParallelReceiver\" for hierarchy \"ParallelReceiver:inst_ParallelReceiver\"" {  } { { "src/top.vhd" "inst_ParallelReceiver" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004568 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wr_n_s ParallelReceiver.vhd(24) " "VHDL Signal Declaration warning at ParallelReceiver.vhd(24): used explicit default value for signal \"wr_n_s\" because signal was never assigned a value" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659008004569 "|top|ParallelReceiver:inst_ParallelReceiver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "usb_data_s ParallelReceiver.vhd(25) " "VHDL Signal Declaration warning at ParallelReceiver.vhd(25): used explicit default value for signal \"usb_data_s\" because signal was never assigned a value" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659008004569 "|top|ParallelReceiver:inst_ParallelReceiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txe_reg ParallelReceiver.vhd(31) " "Verilog HDL or VHDL warning at ParallelReceiver.vhd(31): object \"txe_reg\" assigned a value but never read" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659008004569 "|top|ParallelReceiver:inst_ParallelReceiver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dir ParallelReceiver.vhd(33) " "VHDL Signal Declaration warning at ParallelReceiver.vhd(33): used explicit default value for signal \"dir\" because signal was never assigned a value" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659008004569 "|top|ParallelReceiver:inst_ParallelReceiver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wr_state ParallelReceiver.vhd(36) " "VHDL Signal Declaration warning at ParallelReceiver.vhd(36): used explicit default value for signal \"wr_state\" because signal was never assigned a value" {  } { { "src/ParallelReceiver.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/ParallelReceiver.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1659008004569 "|top|ParallelReceiver:inst_ParallelReceiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distribute Distribute:inst_Distribute " "Elaborating entity \"Distribute\" for hierarchy \"Distribute:inst_Distribute\"" {  } { { "src/top.vhd" "inst_Distribute" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugled_cr Distribute.vhd(96) " "Verilog HDL or VHDL warning at Distribute.vhd(96): object \"debugled_cr\" assigned a value but never read" {  } { { "src/Distribute.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659008004573 "|top|Distribute:inst_Distribute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBufferController Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController " "Elaborating entity \"FrameBufferController\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\"" {  } { { "src/Distribute.vhd" "inst_FrameBufferController" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty FrameBufferController.vhd(53) " "Verilog HDL or VHDL warning at FrameBufferController.vhd(53): object \"empty\" assigned a value but never read" {  } { { "src/FrameBufferController.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferController.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659008004577 "|top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBufferFIFO Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO " "Elaborating entity \"FrameBufferFIFO\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\"" {  } { { "src/FrameBufferController.vhd" "inst_FrameBufferFIFO" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferController.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\"" {  } { { "src/FrameBufferFIFO.vhd" "scfifo_component" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferFIFO.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\"" {  } { { "src/FrameBufferFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferFIFO.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component " "Instantiated megafunction \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008004847 ""}  } { { "src/FrameBufferFIFO.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/FrameBufferFIFO.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008004847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n941 " "Found entity 1: scfifo_n941" {  } { { "db/scfifo_n941.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/scfifo_n941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008004905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008004905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n941 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated " "Elaborating entity \"scfifo_n941\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a141 " "Found entity 1: a_dpfifo_a141" {  } { { "db/a_dpfifo_a141.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_dpfifo_a141.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008004935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008004935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a141 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo " "Elaborating entity \"a_dpfifo_a141\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\"" {  } { { "db/scfifo_n941.tdf" "dpfifo" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/scfifo_n941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_mcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_mcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_mcf " "Found entity 1: a_fefifo_mcf" {  } { { "db/a_fefifo_mcf.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_fefifo_mcf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008004967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008004967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_mcf Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|a_fefifo_mcf:fifo_state " "Elaborating entity \"a_fefifo_mcf\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|a_fefifo_mcf:fifo_state\"" {  } { { "db/a_dpfifo_a141.tdf" "fifo_state" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_dpfifo_a141.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008004974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sp7 " "Found entity 1: cntr_sp7" {  } { { "db/cntr_sp7.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/cntr_sp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sp7 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_sp7:count_usedw " "Elaborating entity \"cntr_sp7\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_sp7:count_usedw\"" {  } { { "db/a_fefifo_mcf.tdf" "count_usedw" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_fefifo_mcf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8um1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8um1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8um1 " "Found entity 1: altsyncram_8um1" {  } { { "db/altsyncram_8um1.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_8um1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8um1 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram " "Elaborating entity \"altsyncram_8um1\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram\"" {  } { { "db/a_dpfifo_a141.tdf" "FIFOram" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_dpfifo_a141.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram\|decode_a87:decode2 " "Elaborating entity \"decode_a87\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram\|decode_a87:decode2\"" {  } { { "db/altsyncram_8um1.tdf" "decode2" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_8um1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/mux_q28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram\|mux_q28:mux3 " "Elaborating entity \"mux_q28\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|altsyncram_8um1:FIFOram\|mux_q28:mux3\"" {  } { { "db/altsyncram_8um1.tdf" "mux3" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_8um1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpb " "Found entity 1: cntr_gpb" {  } { { "db/cntr_gpb.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/cntr_gpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gpb Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|cntr_gpb:rd_ptr_count " "Elaborating entity \"cntr_gpb\" for hierarchy \"Distribute:inst_Distribute\|FrameBufferController:inst_FrameBufferController\|FrameBufferFIFO:inst_FrameBufferFIFO\|scfifo:scfifo_component\|scfifo_n941:auto_generated\|a_dpfifo_a141:dpfifo\|cntr_gpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a141.tdf" "rd_ptr_count" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/a_dpfifo_a141.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CommandReader Distribute:inst_Distribute\|CommandReader:inst_CommandReader " "Elaborating entity \"CommandReader\" for hierarchy \"Distribute:inst_Distribute\|CommandReader:inst_CommandReader\"" {  } { { "src/Distribute.vhd" "inst_CommandReader" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GammaCorrection Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection " "Elaborating entity \"GammaCorrection\" for hierarchy \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\"" {  } { { "src/Distribute.vhd" "inst_GammaCorrection" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Distribute.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GammaCorrectionLUT Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT " "Elaborating entity \"GammaCorrectionLUT\" for hierarchy \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\"" {  } { { "src/GammaCorrection.vhd" "inst_GammaCorrectionLUT" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrection.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component\"" {  } { { "src/GammaCorrectionLUT.vhd" "altsyncram_component" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrectionLUT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component\"" {  } { { "src/GammaCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrectionLUT.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component " "Instantiated megafunction \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file GammaLUT.mif " "Parameter \"init_file\" = \"GammaLUT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008005862 ""}  } { { "src/GammaCorrectionLUT.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/GammaCorrectionLUT.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008005862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14s3 " "Found entity 1: altsyncram_14s3" {  } { { "db/altsyncram_14s3.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_14s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008005925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008005925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14s3 Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component\|altsyncram_14s3:auto_generated " "Elaborating entity \"altsyncram_14s3\" for hierarchy \"Distribute:inst_Distribute\|GammaCorrection:inst_GammaCorrection\|GammaCorrectionLUT:inst_GammaCorrectionLUT\|altsyncram:altsyncram_component\|altsyncram_14s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalibrationAndMapping CalibrationAndMapping:inst_CalibrationAndMapping " "Elaborating entity \"CalibrationAndMapping\" for hierarchy \"CalibrationAndMapping:inst_CalibrationAndMapping\"" {  } { { "src/top.vhd" "inst_CalibrationAndMapping" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseCalibration CalibrationAndMapping:inst_CalibrationAndMapping\|PhaseCalibration:inst_PhaseCalibration " "Elaborating entity \"PhaseCalibration\" for hierarchy \"CalibrationAndMapping:inst_CalibrationAndMapping\|PhaseCalibration:inst_PhaseCalibration\"" {  } { { "src/CalibrationAndMapping.vhd" "inst_PhaseCalibration" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationAndMapping.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PinMapping CalibrationAndMapping:inst_CalibrationAndMapping\|PinMapping:inst_PinMapping " "Elaborating entity \"PinMapping\" for hierarchy \"CalibrationAndMapping:inst_CalibrationAndMapping\|PinMapping:inst_PinMapping\"" {  } { { "src/CalibrationAndMapping.vhd" "inst_PinMapping" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/CalibrationAndMapping.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AllChannels AllChannels:inst_AllChannels " "Elaborating entity \"AllChannels\" for hierarchy \"AllChannels:inst_AllChannels\"" {  } { { "src/top.vhd" "inst_AllChannels" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseRAM AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst " "Elaborating entity \"PhaseRAM\" for hierarchy \"AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\"" {  } { { "src/AllChannels.vhd" "PhaseRAM_inst" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008005998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/PhaseRAM.vhd" "altsyncram_component" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseRAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/PhaseRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseRAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 224 " "Parameter \"width_b\" = \"224\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006442 ""}  } { { "src/PhaseRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/PhaseRAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008006442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77p3 " "Found entity 1: altsyncram_77p3" {  } { { "db/altsyncram_77p3.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_77p3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008006507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008006507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77p3 AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component\|altsyncram_77p3:auto_generated " "Elaborating entity \"altsyncram_77p3\" for hierarchy \"AllChannels:inst_AllChannels\|PhaseRAM:PhaseRAM_inst\|altsyncram:altsyncram_component\|altsyncram_77p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmplitudeRAM AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst " "Elaborating entity \"AmplitudeRAM\" for hierarchy \"AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\"" {  } { { "src/AllChannels.vhd" "AmplitudeRAM_inst" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/AmplitudeRAM.vhd" "altsyncram_component" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeRAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/AmplitudeRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeRAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008006992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AmplitudeRAM.mif " "Parameter \"init_file\" = \"AmplitudeRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 224 " "Parameter \"width_b\" = \"224\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008006992 ""}  } { { "src/AmplitudeRAM.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AmplitudeRAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008006992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btr3 " "Found entity 1: altsyncram_btr3" {  } { { "db/altsyncram_btr3.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_btr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008007055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008007055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btr3 AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component\|altsyncram_btr3:auto_generated " "Elaborating entity \"altsyncram_btr3\" for hierarchy \"AllChannels:inst_AllChannels\|AmplitudeRAM:AmplitudeRAM_inst\|altsyncram:altsyncram_component\|altsyncram_btr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008007059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPhase AllChannels:inst_AllChannels\|MuxPhase:\\MuxPhases:0:MuxPhase_inst " "Elaborating entity \"MuxPhase\" for hierarchy \"AllChannels:inst_AllChannels\|MuxPhase:\\MuxPhases:0:MuxPhase_inst\"" {  } { { "src/AllChannels.vhd" "\\MuxPhases:0:MuxPhase_inst" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008007099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseWidthModulator AllChannels:inst_AllChannels\|PulseWidthModulator:PulseWidthModulator_inst " "Elaborating entity \"PulseWidthModulator\" for hierarchy \"AllChannels:inst_AllChannels\|PulseWidthModulator:PulseWidthModulator_inst\"" {  } { { "src/AllChannels.vhd" "PulseWidthModulator_inst" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/AllChannels.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008007129 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Counter:inst_Counter\|timing_ff1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Counter:inst_Counter\|timing_ff1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659008007941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659008007941 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1659008007941 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1659008007941 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1659008007941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst_Counter\|altshift_taps:timing_ff1_rtl_0 " "Elaborated megafunction instantiation \"Counter:inst_Counter\|altshift_taps:timing_ff1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008008084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst_Counter\|altshift_taps:timing_ff1_rtl_0 " "Instantiated megafunction \"Counter:inst_Counter\|altshift_taps:timing_ff1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008008084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008008084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659008008084 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659008008084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/shift_taps_f6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008008139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008008139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l31 " "Found entity 1: altsyncram_7l31" {  } { { "db/altsyncram_7l31.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/altsyncram_7l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008008197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008008197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008008256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008008256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008008312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008008312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659008008369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008008369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VS_TOG VCC " "Pin \"VS_TOG\" is stuck at VCC" {  } { { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659008009141 "|top|VS_TOG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659008009141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659008009245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659008010519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659008010519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1946 " "Implemented 1946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659008010860 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659008010860 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659008010860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1826 " "Implemented 1826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659008010860 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659008010860 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659008010860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659008010860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659008010889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 12:33:30 2022 " "Processing ended: Thu Jul 28 12:33:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659008010889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659008010889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659008010889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659008010889 ""}
