Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\sll32.v" into library work
Parsing module <sll32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MUX2T1_5.v" into library work
Parsing module <MUX2T1_5>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MC14495_ZJU.v" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Ext_5_to_32.v" into library work
Parsing module <Ext_5_to_32>.
WARNING:HDLCompiler:327 - "C:\Users\px\Downloads\OExp07_CPUMore\Ext_5_to_32.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\add_32.v" into library work
Parsing module <add_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SSeg_Map.v" into library work
Parsing module <SSeg_Map>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_ctrl.v" into library work
Parsing module <SCPU_ctrl>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MUX_8T1.v" into library work
Parsing module <MUX_8T1>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\LEDP2S_IO.v" into library work
Parsing module <LEDP2S>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Data_path.vf" into library work
Parsing module <alu_MUSER_Data_path>.
Parsing module <Data_path>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SSeg7_Dev.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SPIO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf" into library work
Parsing module <alu_MUSER_SCPU_More>.
Parsing module <Data_path_MUSER_SCPU_More>.
Parsing module <SCPU_More>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Counter_x_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\clkchange.v" into library work
Parsing module <clkchange>.
Analyzing Verilog file "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkchange>.

Elaborating module <IBUFDS>.

Elaborating module <SCPU_More>.

Elaborating module <SCPU_ctrl>.

Elaborating module <Data_path_MUSER_SCPU_More>.

Elaborating module <add_32>.

Elaborating module <Ext_32>.

Elaborating module <MUX2T1_5>.

Elaborating module <MUX2T1_32>.

Elaborating module <REG32>.

Elaborating module <alu_MUSER_SCPU_More>.

Elaborating module <ADC32>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "C:\Users\px\Downloads\OExp07_CPUMore\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX8T1_32>.

Elaborating module <SignalExt_32>.

Elaborating module <sll32>.

Elaborating module <Regs>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <MUX4T1_32>.
WARNING:HDLCompiler:327 - "C:\Users\px\Downloads\OExp07_CPUMore\Ext_5_to_32.v" Line 26: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <Ext_5_to_32>.
WARNING:HDLCompiler:634 - "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf" Line 129: Net <N0> does not have a driver.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX_8T1(N=32)>.

Elaborating module <MUX_8T1(N=8)>.

Elaborating module <SSeg7_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <MC14495_ZJU>.

Elaborating module <SSeg_Map>.

Elaborating module <SPIO>.

Elaborating module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\LEDP2S_IO.v" Line 21: Empty module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" Line 228: Assignment to AntiJitter_Pulse_Out ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "C:\Users\px\Downloads\OExp07_CPUMore\Counter_x_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\px\Downloads\OExp07_CPUMore\Counter_x_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\px\Downloads\OExp07_CPUMore\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" Line 269: Assignment to Enter_Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" Line 270: Assignment to Enter_Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" Line 271: Assignment to Enter_blink ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" Line 102: Input port MIO_ready is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Top.v".
WARNING:Xst:2898 - Port 'MIO_ready', unconnected in block instance 'U1', is tied to GND.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 102: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 194: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 219: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 262: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 262: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\Top.v" line 262: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkchange>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\clkchange.v".
    Found 32-bit register for signal <clkdivqqq>.
    Found 32-bit adder for signal <clkdivqqq[31]_GND_2_o_add_0_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkchange> synthesized.

Synthesizing Unit <SCPU_More>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf" line 262: Output port <overflow> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SCPU_More> synthesized.

Synthesizing Unit <SCPU_ctrl>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_ctrl.v".
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DatatoReg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DatatoReg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Jal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Branch<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_w>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc_A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_Control<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  13 Latch(s).
	inferred  15 Multiplexer(s).
Unit <SCPU_ctrl> synthesized.

Synthesizing Unit <Data_path_MUSER_SCPU_More>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf".
WARNING:Xst:653 - Signal <N0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Data_path_MUSER_SCPU_More> synthesized.

Synthesizing Unit <add_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\add_32.v".
    Found 32-bit adder for signal <c> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <MUX2T1_5>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX2T1_5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_5> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\REG32.v".
    Found 32-bit register for signal <register>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <alu_MUSER_SCPU_More>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SCPU_More.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_MUSER_SCPU_More> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\addc_32.v".
    Found 33-bit adder for signal <n0013> created at line 30.
    Found 33-bit adder for signal <S> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <and32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\srl32.v".
    Found 32-bit shifter logical right for signal <res> created at line 23
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <sll32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\sll32.v".
    Found 32-bit shifter logical left for signal <res> created at line 23
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <sll32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 29.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 30.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <Ext_5_to_32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Ext_5_to_32.v".
    Summary:
	no macro.
Unit <Ext_5_to_32> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX_8T1_1>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX_8T1.v".
        N = 32
    Found 32-bit 8-to-1 multiplexer for signal <O> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_8T1_1> synthesized.

Synthesizing Unit <MUX_8T1_2>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MUX_8T1.v".
        N = 8
    Found 8-bit 8-to-1 multiplexer for signal <O> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_8T1_2> synthesized.

Synthesizing Unit <SSeg7_Dev>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SSeg7_Dev.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SSeg7_Dev> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\MC14495_ZJU.v".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_Map>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SSeg_Map.v".
    Summary:
	no macro.
Unit <SSeg_Map> synthesized.

Synthesizing Unit <SPIO>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\SPIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 16-bit register for signal <LED>.
    Found 14-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SPIO> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_58_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "C:\Users\px\Downloads\OExp07_CPUMore\Counter_x_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_60_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 4
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Registers                                            : 16
 1-bit register                                        : 3
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 32-bit register                                       : 5
 33-bit register                                       : 1
 8-bit register                                        : 2
 992-bit register                                      : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 16
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Reading core <P2S.ngc>.
Reading core <LEDP2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <ROM_D> for timing and area information for instance <U2>.
Loading core <P2S> for timing and area information for instance <M1>.
Loading core <LEDP2S> for timing and area information for instance <M1>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <clkchange>.
The following registers are absorbed into counter <clkdivqqq>: 1 register on signal <clkdivqqq>.
Unit <clkchange> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1174
 Flip-Flops                                            : 1174
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 81
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U0/clkdivqqq_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U0/clkdivqqq_31> of sequential type is unconnected in block <Top>.

Optimizing unit <REG32> ...

Optimizing unit <Top> ...

Optimizing unit <Data_path_MUSER_SCPU_More> ...

Optimizing unit <alu_MUSER_SCPU_More> ...

Optimizing unit <Regs> ...

Optimizing unit <SCPU_ctrl> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <SPIO> ...

Optimizing unit <Counter_x> ...
WARNING:Xst:2677 - Node <U7/GPIOf0_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <U7/GPIOf0_0> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1193
 Flip-Flops                                            : 1193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4036
#      AND2                        : 2
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 4
#      INV                         : 68
#      LUT1                        : 129
#      LUT2                        : 80
#      LUT3                        : 1158
#      LUT4                        : 282
#      LUT5                        : 427
#      LUT6                        : 1320
#      MUXCY                       : 244
#      MUXF7                       : 54
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 4
#      VCC                         : 5
#      XORCY                       : 229
# FlipFlops/Latches                : 1498
#      FD                          : 206
#      FDC                         : 108
#      FDCE                        : 1027
#      FDCE_1                      : 15
#      FDE                         : 88
#      FDPE_1                      : 3
#      FDR                         : 9
#      FDRE                        : 29
#      LD                          : 13
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 51
#      IBUF                        : 21
#      IBUFDS                      : 1
#      OBUF                        : 29

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1498  out of  407600     0%  
 Number of Slice LUTs:                 3464  out of  203800     1%  
    Number used as Logic:              3464  out of  203800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3544
   Number with an unused Flip Flop:    2046  out of   3544    57%  
   Number with an unused LUT:            80  out of   3544     2%  
   Number of fully used LUT-FF pairs:  1418  out of   3544    40%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  52  out of    400    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)                  | Load  |
-----------------------------------------------------------------------------------+----------------------------------------+-------+
CLK_200M_P                                                                         | IBUFDS                                 | 1     |
U0/clkdivqqq_0                                                                     | BUFG                                   | 262   |
ClkDiv_CpuClk(U8/Mmux_clk_cpu11:O)                                                 | BUFG(*)(U1/XLXI_2/U2_2/register_31_991)| 1024  |
U1/XLXI_1/_n0177(U1/XLXI_1/Mmux__n017712:O)                                        | NONE(*)(U1/XLXI_1/Branch_0)            | 12    |
U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o(U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o4:O)| NONE(*)(U1/XLXI_1/ALUSrc_A)            | 1     |
ClkDiv_CpuClk_INV_77_o(ClkDiv_CpuClk_INV_77_o1:O)                                  | BUFG(*)(U5/cpu_blink_7)                | 120   |
U8/clkdiv_6                                                                        | BUFG                                   | 35    |
U9/clk1                                                                            | BUFG                                   | 41    |
M4/push(M4/push1:O)                                                                | NONE(*)(M4/state_0)                    | 3     |
-----------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.558ns (Maximum Frequency: 116.851MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 12.650ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_200M_P'
  Clock period: 0.741ns (frequency: 1349.255MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.741ns (Levels of Logic = 2)
  Source:            U0/clkdivqqq_0 (FF)
  Destination:       U0/clkdivqqq_0 (FF)
  Source Clock:      CLK_200M_P rising
  Destination Clock: CLK_200M_P rising

  Data Path: U0/clkdivqqq_0 to U0/clkdivqqq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  U0/clkdivqqq_0 (U0/clkdivqqq_0)
     INV:I->O              0   0.054   0.000  U0/clkdivqqq_0_BUFG_LUT1_INV_0 (U0/clkdivqqq_0_BUFG_LUT1)
     XORCY:LI->O           1   0.112   0.000  U0/Mcount_clkdivqqq_xor<0> (Result<0>)
     FDC:D                    -0.000          U0/clkdivqqq_0
    ----------------------------------------
    Total                      0.741ns (0.402ns logic, 0.339ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/clkdivqqq_0'
  Clock period: 3.406ns (frequency: 293.559MHz)
  Total number of paths / destination ports: 9391 / 333
-------------------------------------------------------------------------
Delay:               3.406ns (Levels of Logic = 8)
  Source:            U9/SW_OK_0 (FF)
  Destination:       U6/M1/buffer_58 (FF)
  Source Clock:      U0/clkdivqqq_0 rising
  Destination Clock: U0/clkdivqqq_0 rising

  Data Path: U9/SW_OK_0 to U6/M1/buffer_58
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             74   0.236   0.543  SW_OK_0 (SW_OK<0>)
     end scope: 'U9:SW_OK<0>'
     begin scope: 'U4:SW<0>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus11 (Cpu_data4bus<0>)
     end scope: 'U4:Cpu_data4bus<0>'
     LUT6:I2->O            1   0.043   0.000  U5/M1/Mmux_O_3 (U5/M1/Mmux_O_3)
     MUXF7:I1->O          10   0.178   0.572  U5/M1/Mmux_O_2_f7 (Mux_Disp_num<0>)
     LUT4:I0->O            1   0.043   0.522  U6/Mmux_SEGMENT54_SW0 (N34)
     LUT5:I1->O            1   0.043   0.613  U6/Mmux_SEGMENT54 (U6/SEGMENT<58>)
     begin scope: 'U6/M1:P_Data<58>'
     LUT6:I0->O            1   0.043   0.000  buffer_58_rstpot (buffer_58_rstpot)
     FD:D                     -0.000          buffer_58
    ----------------------------------------
    Total                      3.406ns (0.629ns logic, 2.777ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkDiv_CpuClk'
  Clock period: 8.558ns (frequency: 116.851MHz)
  Total number of paths / destination ports: 1878202284 / 2016
-------------------------------------------------------------------------
Delay:               8.558ns (Levels of Logic = 17)
  Source:            U1/XLXI_2/PC/register_9 (FF)
  Destination:       U1/XLXI_2/U2_2/register_31_991 (FF)
  Source Clock:      ClkDiv_CpuClk rising
  Destination Clock: ClkDiv_CpuClk rising

  Data Path: U1/XLXI_2/PC/register_9 to U1/XLXI_2/U2_2/register_31_991
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             59   0.236   0.630  U1/XLXI_2/PC/register_9 (U1/XLXI_2/PC/register_9)
     begin scope: 'U2:a<7>'
     LUT3:I0->O            2   0.043   0.608  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int46118_SW0 (N24)
     LUT6:I1->O            1   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57116 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115)
     LUT6:I2->O          260   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int571113 (spo<22>)
     end scope: 'U2:spo<22>'
     LUT6:I5->O            1   0.043   0.522  U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_935 (U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_935)
     LUT6:I2->O            3   0.043   0.417  U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_411 (U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_411)
     LUT6:I4->O           62   0.043   0.540  U1/XLXI_2/XLXI_20/Mmux_o121 (U1/XLXI_2/XLXN_79<1>)
     LUT6:I4->O            4   0.043   0.539  U1/XLXI_2/U1_1/Sh1071 (U1/XLXI_2/U1_1/Sh107)
     LUT6:I2->O            2   0.043   0.355  U1/XLXI_2/U1_1/Sh1431 (U1/XLXI_2/U1_1/Sh143)
     LUT5:I4->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o253 (U1/XLXI_2/U1_1/MUXALU/Mmux_o252)
     LUT6:I5->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o257 (U1/XLXI_2/U1_1/MUXALU/Mmux_o256)
     LUT6:I5->O           84   0.043   0.742  U1/XLXI_2/U1_1/MUXALU/Mmux_o259 (Cpu_Addr_Out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.355  Mmux_Cpu_data4bus321 (Cpu_data4bus<9>)
     end scope: 'U4:Cpu_data4bus<9>'
     LUT5:I4->O           31   0.043   0.480  U1/XLXI_2/XLXI_18/Mmux_o321 (U1/XLXI_2/XLXN_10<9>)
     LUT3:I2->O            1   0.043   0.000  U1/XLXI_2/U2_2/Mmux_register[1][31]_Wt_data[31]_mux_40_OUT321 (U1/XLXI_2/U2_2/register[1][31]_Wt_data[31]_mux_40_OUT<9>)
     FDCE:D                   -0.000          U1/XLXI_2/U2_2/register_31_969
    ----------------------------------------
    Total                      8.558ns (0.881ns logic, 7.677ns route)
                                       (10.3% logic, 89.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/XLXI_1/_n0177'
  Clock period: 6.571ns (frequency: 152.193MHz)
  Total number of paths / destination ports: 2710 / 1
-------------------------------------------------------------------------
Delay:               6.571ns (Levels of Logic = 13)
  Source:            U1/XLXI_1/ALUSrc_B (LATCH)
  Destination:       U1/XLXI_1/Branch_0 (LATCH)
  Source Clock:      U1/XLXI_1/_n0177 falling
  Destination Clock: U1/XLXI_1/_n0177 falling

  Data Path: U1/XLXI_1/ALUSrc_B to U1/XLXI_1/Branch_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.330   0.743  U1/XLXI_1/ALUSrc_B (U1/XLXI_1/ALUSrc_B)
     LUT6:I0->O            9   0.043   0.540  U1/XLXI_2/MUXD3/Mmux_o41 (U1/XLXI_2/XLXN_54<12>)
     LUT5:I2->O            3   0.043   0.362  U1/XLXI_2/U1_1/Sh10121 (U1/XLXI_2/U1_1/Sh1012)
     LUT5:I4->O            3   0.043   0.362  U1/XLXI_2/U1_1/Sh91 (U1/XLXI_2/U1_1/Sh9)
     LUT5:I4->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o322 (U1/XLXI_2/U1_1/MUXALU/Mmux_o321)
     LUT6:I5->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o323 (U1/XLXI_2/U1_1/MUXALU/Mmux_o322)
     LUT6:I5->O            2   0.043   0.355  U1/XLXI_2/U1_1/MUXALU/Mmux_o324 (U1/XLXI_2/U1_1/MUXALU/Mmux_o323)
     LUT6:I5->O            1   0.043   0.000  U1/XLXI_2/U1_1/MUXALU/Mmux_o326_G (N180)
     MUXF7:I1->O           4   0.178   0.422  U1/XLXI_2/U1_1/MUXALU/Mmux_o326 (Cpu_Addr_Out<9>)
     LUT6:I4->O            1   0.043   0.613  U1/XLXI_2/U1_1/ALU_Zero/A[31]_GND_34_o_equal_1_o<31>1 (U1/XLXI_2/U1_1/ALU_Zero/A[31]_GND_34_o_equal_1_o<31>)
     LUT6:I0->O            1   0.043   0.603  U1/XLXI_2/U1_1/ALU_Zero/A[31]_GND_34_o_equal_1_o<31>3 (U1/XLXI_2/U1_1/ALU_Zero/A[31]_GND_34_o_equal_1_o<31>2)
     LUT5:I0->O            1   0.043   0.495  U1/XLXI_2/U1_1/ALU_Zero/A[31]_GND_34_o_equal_1_o<31>7 (U1/zero)
     LUT4:I1->O            1   0.043   0.350  U1/XLXI_1/OPcode[5]_Branch[1]_Select_99_o<0>_SW0 (N50)
     LUT5:I4->O            1   0.043   0.000  U1/XLXI_1/OPcode[5]_Branch[1]_Select_99_o<0> (U1/XLXI_1/OPcode[5]_Branch[1]_Select_99_o)
     LD:D                     -0.034          U1/XLXI_1/Branch_0
    ----------------------------------------
    Total                      6.571ns (1.024ns logic, 5.547ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkDiv_CpuClk_INV_77_o'
  Clock period: 2.589ns (frequency: 386.279MHz)
  Total number of paths / destination ports: 487 / 62
-------------------------------------------------------------------------
Delay:               1.294ns (Levels of Logic = 3)
  Source:            U7/LED_0 (FF)
  Destination:       U7/M1/Q_1 (FF)
  Source Clock:      ClkDiv_CpuClk_INV_77_o falling
  Destination Clock: ClkDiv_CpuClk_INV_77_o rising

  Data Path: U7/LED_0 to U7/M1/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.344  U7/LED_0 (U7/LED_0)
     INV:I->O              1   0.054   0.613  U7/LED[15]_inv_8_OUT<0>1_INV_0 (U7/LED[15]_inv_8_OUT<0>)
     begin scope: 'U7/M1:PData<0>'
     LUT6:I0->O            1   0.043   0.000  Q_1_rstpot (Q_1_rstpot)
     FD:D                     -0.000          Q_1
    ----------------------------------------
    Total                      1.294ns (0.337ns logic, 0.957ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_60_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_60_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_200M_P'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.743ns (Levels of Logic = 1)
  Source:            RSTN (PAD)
  Destination:       U0/clkdivqqq_0 (FF)
  Destination Clock: CLK_200M_P rising

  Data Path: RSTN to U0/clkdivqqq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   0.000   0.479  RSTN_IBUF (RSTN_IBUF)
     FDC:CLR                   0.264          U0/clkdivqqq_0
    ----------------------------------------
    Total                      0.743ns (0.264ns logic, 0.479ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/clkdivqqq_0'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: U0/clkdivqqq_0 rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkDiv_CpuClk'
  Total number of paths / destination ports: 1363348867 / 8
-------------------------------------------------------------------------
Offset:              12.650ns (Levels of Logic = 26)
  Source:            U1/XLXI_2/PC/register_9 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      ClkDiv_CpuClk rising

  Data Path: U1/XLXI_2/PC/register_9 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             59   0.236   0.630  U1/XLXI_2/PC/register_9 (U1/XLXI_2/PC/register_9)
     begin scope: 'U2:a<7>'
     LUT3:I0->O            2   0.043   0.608  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int46118_SW0 (N24)
     LUT6:I1->O            1   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57116 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int57115)
     LUT6:I2->O          260   0.043   0.522  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int571113 (spo<22>)
     end scope: 'U2:spo<22>'
     LUT6:I5->O            1   0.043   0.522  U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_935 (U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_935)
     LUT6:I2->O            3   0.043   0.417  U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_411 (U1/XLXI_2/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_411)
     LUT6:I4->O           62   0.043   0.540  U1/XLXI_2/XLXI_20/Mmux_o121 (U1/XLXI_2/XLXN_79<1>)
     LUT6:I4->O            4   0.043   0.539  U1/XLXI_2/U1_1/Sh1071 (U1/XLXI_2/U1_1/Sh107)
     LUT6:I2->O            2   0.043   0.355  U1/XLXI_2/U1_1/Sh1431 (U1/XLXI_2/U1_1/Sh143)
     LUT5:I4->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o253 (U1/XLXI_2/U1_1/MUXALU/Mmux_o252)
     LUT6:I5->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o257 (U1/XLXI_2/U1_1/MUXALU/Mmux_o256)
     LUT6:I5->O           84   0.043   0.742  U1/XLXI_2/U1_1/MUXALU/Mmux_o259 (Cpu_Addr_Out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.500  Mmux_Cpu_data4bus241 (Cpu_data4bus<30>)
     end scope: 'U4:Cpu_data4bus<30>'
     LUT6:I3->O            1   0.043   0.495  U5/M1/Mmux_O12 (U5/M1/Mmux_O11)
     LUT3:I0->O           11   0.043   0.551  U5/M1/Mmux_O13 (Mux_Disp_num<30>)
     begin scope: 'U61:Hexs<30>'
     LUT6:I3->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     12.650ns (1.328ns logic, 11.322ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              5.831ns (Levels of Logic = 13)
  Source:            U10/counter0_30 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U8/clkdiv_6 rising

  Data Path: U10/counter0_30 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  U10/counter0_30 (U10/counter0_30)
     begin scope: 'U4:counter_out<30>'
     LUT6:I2->O            2   0.043   0.500  Mmux_Cpu_data4bus241 (Cpu_data4bus<30>)
     end scope: 'U4:Cpu_data4bus<30>'
     LUT6:I3->O            1   0.043   0.495  U5/M1/Mmux_O12 (U5/M1/Mmux_O11)
     LUT3:I0->O           11   0.043   0.551  U5/M1/Mmux_O13 (Mux_Disp_num<30>)
     begin scope: 'U61:Hexs<30>'
     LUT6:I3->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.831ns (0.812ns logic, 5.019ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkDiv_CpuClk_INV_77_o'
  Total number of paths / destination ports: 1111 / 11
-------------------------------------------------------------------------
Offset:              5.414ns (Levels of Logic = 13)
  Source:            U7/LED_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      ClkDiv_CpuClk_INV_77_o falling

  Data Path: U7/LED_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.240   0.410  U7/LED_8 (U7/LED_8)
     begin scope: 'U4:led_out<8>'
     LUT6:I4->O            2   0.043   0.527  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     LUT6:I2->O            1   0.043   0.000  U5/M1/Mmux_O_316 (U5/M1/Mmux_O_316)
     MUXF7:I1->O          11   0.178   0.578  U5/M1/Mmux_O_2_f7_15 (Mux_Disp_num<24>)
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.414ns (0.951ns logic, 4.463ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/XLXI_1/_n0177'
  Total number of paths / destination ports: 1133064 / 8
-------------------------------------------------------------------------
Offset:              10.173ns (Levels of Logic = 20)
  Source:            U1/XLXI_1/ALUSrc_B (LATCH)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U1/XLXI_1/_n0177 falling

  Data Path: U1/XLXI_1/ALUSrc_B to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.330   0.743  U1/XLXI_1/ALUSrc_B (U1/XLXI_1/ALUSrc_B)
     LUT6:I0->O           10   0.043   0.663  U1/XLXI_2/MUXD3/Mmux_o33 (U1/XLXI_2/XLXN_54<11>)
     LUT6:I0->O            4   0.043   0.539  U1/XLXI_2/U1_1/Sh1071 (U1/XLXI_2/U1_1/Sh107)
     LUT6:I2->O            2   0.043   0.355  U1/XLXI_2/U1_1/Sh1431 (U1/XLXI_2/U1_1/Sh143)
     LUT5:I4->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o253 (U1/XLXI_2/U1_1/MUXALU/Mmux_o252)
     LUT6:I5->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o257 (U1/XLXI_2/U1_1/MUXALU/Mmux_o256)
     LUT6:I5->O           84   0.043   0.742  U1/XLXI_2/U1_1/MUXALU/Mmux_o259 (Cpu_Addr_Out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.500  Mmux_Cpu_data4bus241 (Cpu_data4bus<30>)
     end scope: 'U4:Cpu_data4bus<30>'
     LUT6:I3->O            1   0.043   0.495  U5/M1/Mmux_O12 (U5/M1/Mmux_O11)
     LUT3:I0->O           11   0.043   0.551  U5/M1/Mmux_O13 (Mux_Disp_num<30>)
     begin scope: 'U61:Hexs<30>'
     LUT6:I3->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     10.173ns (1.207ns logic, 8.966ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o'
  Total number of paths / destination ports: 1202875 / 8
-------------------------------------------------------------------------
Offset:              10.060ns (Levels of Logic = 20)
  Source:            U1/XLXI_1/ALUSrc_A (LATCH)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o falling

  Data Path: U1/XLXI_1/ALUSrc_A to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              88   0.330   0.753  U1/XLXI_1/ALUSrc_A (U1/XLXI_1/ALUSrc_A)
     LUT6:I0->O           62   0.043   0.540  U1/XLXI_2/XLXI_20/Mmux_o121 (U1/XLXI_2/XLXN_79<1>)
     LUT6:I4->O            4   0.043   0.539  U1/XLXI_2/U1_1/Sh1071 (U1/XLXI_2/U1_1/Sh107)
     LUT6:I2->O            2   0.043   0.355  U1/XLXI_2/U1_1/Sh1431 (U1/XLXI_2/U1_1/Sh143)
     LUT5:I4->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o253 (U1/XLXI_2/U1_1/MUXALU/Mmux_o252)
     LUT6:I5->O            1   0.043   0.350  U1/XLXI_2/U1_1/MUXALU/Mmux_o257 (U1/XLXI_2/U1_1/MUXALU/Mmux_o256)
     LUT6:I5->O           84   0.043   0.742  U1/XLXI_2/U1_1/MUXALU/Mmux_o259 (Cpu_Addr_Out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            2   0.043   0.500  Mmux_Cpu_data4bus241 (Cpu_data4bus<30>)
     end scope: 'U4:Cpu_data4bus<30>'
     LUT6:I3->O            1   0.043   0.495  U5/M1/Mmux_O12 (U5/M1/Mmux_O11)
     LUT3:I0->O           11   0.043   0.551  U5/M1/Mmux_O13 (Mux_Disp_num<30>)
     begin scope: 'U61:Hexs<30>'
     LUT6:I3->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                     10.060ns (1.207ns logic, 8.853ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/clkdivqqq_0'
  Total number of paths / destination ports: 4721 / 17
-------------------------------------------------------------------------
Offset:              5.504ns (Levels of Logic = 12)
  Source:            U9/SW_OK_6 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U0/clkdivqqq_0 rising

  Data Path: U9/SW_OK_6 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             99   0.236   0.755  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     LUT6:I0->O            1   0.043   0.495  U5/M1/Mmux_O12 (U5/M1/Mmux_O11)
     LUT3:I0->O           11   0.043   0.551  U5/M1/Mmux_O13 (Mux_Disp_num<30>)
     begin scope: 'U61:Hexs<30>'
     LUT6:I3->O            1   0.043   0.000  M2/Mmux_Hexo_32 (M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.054   0.642  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.043   0.603  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.043   0.603  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.504ns (0.769ns logic, 4.735ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_P     |    0.741|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkDiv_CpuClk
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
ClkDiv_CpuClk                          |    8.558|         |         |         |
ClkDiv_CpuClk_INV_77_o                 |         |    1.614|         |         |
U0/clkdivqqq_0                         |    1.747|         |         |         |
U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o|         |    5.968|         |         |
U1/XLXI_1/_n0177                       |         |    6.081|         |         |
U8/clkdiv_6                            |    1.745|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkDiv_CpuClk_INV_77_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
ClkDiv_CpuClk                          |    7.554|         |    7.339|         |
ClkDiv_CpuClk_INV_77_o                 |    1.857|    1.294|         |         |
U0/clkdivqqq_0                         |    1.123|         |    1.080|         |
U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o|         |    4.965|    4.749|         |
U1/XLXI_1/_n0177                       |         |    5.072|    4.862|         |
U8/clkdiv_6                            |    0.806|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U0/clkdivqqq_0 |    1.338|         |         |         |
U9/clk1        |    0.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U0/clkdivqqq_0
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
ClkDiv_CpuClk                          |   10.480|         |    7.652|         |
ClkDiv_CpuClk_INV_77_o                 |    2.929|    3.284|         |         |
M4/push                                |    1.928|         |         |         |
U0/clkdivqqq_0                         |    3.406|         |         |         |
U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o|         |    7.891|    5.063|         |
U1/XLXI_1/_n0177                       |         |    8.003|    5.176|         |
U8/clkdiv_6                            |    3.661|         |         |         |
U9/clk1                                |    1.100|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkDiv_CpuClk  |         |         |    2.760|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/XLXI_1/_n0177
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
ClkDiv_CpuClk                          |         |         |    9.041|         |
U1/XLXI_1/OPcode[5]_Fun[5]_Select_106_o|         |         |    6.388|         |
U1/XLXI_1/_n0177                       |         |         |    6.571|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
ClkDiv_CpuClk_INV_77_o|    2.138|         |         |         |
U0/clkdivqqq_0        |    1.619|         |         |         |
U8/clkdiv_6           |    2.221|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U0/clkdivqqq_0 |    1.292|         |         |         |
U9/clk1        |    2.152|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.87 secs
 
--> 

Total memory usage is 4687912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  131 (   0 filtered)
Number of infos    :    8 (   0 filtered)

