/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2024 NXP
 */
#define IQ_STREAMER_VERSION "2e13490e585c087955a1fbc3a23511c1"
#define  v_ddr_rd_dma_xfr_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007928)
#define  p_ddr_rd_dma_xfr_size (uint32_t)(0x1F000000 + 0x500000 + 0x00007928)
#define  s_ddr_rd_dma_xfr_size (uint32_t)(0x00000004)
#define  v_ddr_wr_dma_xfr_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007920)
#define  p_ddr_wr_dma_xfr_size (uint32_t)(0x1F000000 + 0x500000 + 0x00007920)
#define  s_ddr_wr_dma_xfr_size (uint32_t)(0x00000004)
#define  v_output_buffer (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00005880)
#define  p_output_buffer (uint32_t)(0x1F000000 + 0x500000 + 0x00005880)
#define  s_output_buffer (uint32_t)(0x00002000)
#define  v_TX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007d8c)
#define  p_TX_ext_dma_enabled (uint32_t)(0x1F000000 + 0x500000 + 0x00007d8c)
#define  s_TX_ext_dma_enabled (uint32_t)(0x00000004)
#define  v_DDR_rd_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007d84)
#define  p_DDR_rd_load_start_bit_update (uint32_t)(0x1F000000 + 0x500000 + 0x00007d84)
#define  s_DDR_rd_load_start_bit_update (uint32_t)(0x00000004)
#define  v_RX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007ba4)
#define  p_RX_ext_dma_enabled (uint32_t)(0x1F000000 + 0x500000 + 0x00007ba4)
#define  s_RX_ext_dma_enabled (uint32_t)(0x00000004)
#define  v_DDR_wr_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007b9c)
#define  p_DDR_wr_load_start_bit_update (uint32_t)(0x1F000000 + 0x500000 + 0x00007b9c)
#define  s_DDR_wr_load_start_bit_update (uint32_t)(0x00000004)
#define  v_input_dec_buffer (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00004080)
#define  p_input_dec_buffer (uint32_t)(0x1F000000 + 0x500000 + 0x00004080)
#define  s_input_dec_buffer (uint32_t)(0x00001800)
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007e00)
#define  p_l1_trace_data (uint32_t)(0x1F000000 + 0x500000 + 0x00007e00)
#define  s_l1_trace_data (uint32_t)(0x000000a0)
#define  v_l1_trace_index (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007db4)
#define  p_l1_trace_index (uint32_t)(0x1F000000 + 0x500000 + 0x00007db4)
#define  s_l1_trace_index (uint32_t)(0x00000004)
#define  v_l1_trace_disable (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00007db0)
#define  p_l1_trace_disable (uint32_t)(0x1F000000 + 0x500000 + 0x00007db0)
#define  s_l1_trace_disable (uint32_t)(0x00000004)
