// Seed: 4246597428
program module_0;
  always $unsigned(89);
  ;
  id_1 :
  assert property (@((id_1) or posedge (1)) id_1) begin : LABEL_0
    id_1 -= id_1;
  end
  assign id_1 = 1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_1;
  logic id_6;
  ;
  wire id_7;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
