#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x648412a67670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x648412a742c0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x648412a6ef60 .functor NOT 1, L_0x648412ab08d0, C4<0>, C4<0>, C4<0>;
L_0x648412ab06d0 .functor XOR 1, L_0x648412ab0560, L_0x648412ab0600, C4<0>, C4<0>;
L_0x648412ab0810 .functor XOR 1, L_0x648412ab06d0, L_0x648412ab0740, C4<0>, C4<0>;
v0x648412aaeae0_0 .net "L", 0 0, v0x648412a6f080_0;  1 drivers
v0x648412aaeba0_0 .net "Q_dut", 0 0, v0x648412aae390_0;  1 drivers
v0x648412aaec60_0 .net "Q_ref", 0 0, v0x648412a8f760_0;  1 drivers
v0x648412aaed30_0 .net *"_ivl_10", 0 0, L_0x648412ab0740;  1 drivers
v0x648412aaedd0_0 .net *"_ivl_12", 0 0, L_0x648412ab0810;  1 drivers
v0x648412aaeec0_0 .net *"_ivl_2", 0 0, L_0x648412ab0490;  1 drivers
v0x648412aaefa0_0 .net *"_ivl_4", 0 0, L_0x648412ab0560;  1 drivers
v0x648412aaf080_0 .net *"_ivl_6", 0 0, L_0x648412ab0600;  1 drivers
v0x648412aaf160_0 .net *"_ivl_8", 0 0, L_0x648412ab06d0;  1 drivers
v0x648412aaf2d0_0 .var "clk", 0 0;
v0x648412aaf370_0 .net "q_in", 0 0, v0x648412aabdf0_0;  1 drivers
v0x648412aaf4a0_0 .net "r_in", 0 0, v0x648412aabe90_0;  1 drivers
v0x648412aaf5d0_0 .var/2u "stats1", 159 0;
v0x648412aaf6b0_0 .var/2u "strobe", 0 0;
v0x648412aaf770_0 .net "tb_match", 0 0, L_0x648412ab08d0;  1 drivers
v0x648412aaf830_0 .net "tb_mismatch", 0 0, L_0x648412a6ef60;  1 drivers
L_0x648412ab0490 .concat [ 1 0 0 0], v0x648412a8f760_0;
L_0x648412ab0560 .concat [ 1 0 0 0], v0x648412a8f760_0;
L_0x648412ab0600 .concat [ 1 0 0 0], v0x648412aae390_0;
L_0x648412ab0740 .concat [ 1 0 0 0], v0x648412a8f760_0;
L_0x648412ab08d0 .cmp/eeq 1, L_0x648412ab0490, L_0x648412ab0810;
S_0x648412a7cc60 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x648412a742c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x648412a8f6c0_0 .net "L", 0 0, v0x648412a6f080_0;  alias, 1 drivers
v0x648412a8f760_0 .var "Q", 0 0;
v0x648412a74960_0 .net "clk", 0 0, v0x648412aaf2d0_0;  1 drivers
v0x648412a70430_0 .net "q_in", 0 0, v0x648412aabdf0_0;  alias, 1 drivers
v0x648412a6f8f0_0 .net "r_in", 0 0, v0x648412aabe90_0;  alias, 1 drivers
E_0x648412a7c540 .event posedge, v0x648412a74960_0;
S_0x648412aabbb0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x648412a742c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x648412a6f080_0 .var "L", 0 0;
v0x648412a6df80_0 .net "clk", 0 0, v0x648412aaf2d0_0;  alias, 1 drivers
v0x648412aabdf0_0 .var "q_in", 0 0;
v0x648412aabe90_0 .var "r_in", 0 0;
E_0x648412a7c800/0 .event negedge, v0x648412a74960_0;
E_0x648412a7c800/1 .event posedge, v0x648412a74960_0;
E_0x648412a7c800 .event/or E_0x648412a7c800/0, E_0x648412a7c800/1;
S_0x648412aabf60 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x648412a742c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x648412a6de60 .functor NOT 1, v0x648412a6f080_0, C4<0>, C4<0>, C4<0>;
L_0x648412a82430 .functor NOT 1, v0x648412a6f080_0, C4<0>, C4<0>, C4<0>;
L_0x648412ab0260 .functor NOT 1, v0x648412a6f080_0, C4<0>, C4<0>, C4<0>;
v0x648412aae280_0 .net "L", 0 0, v0x648412a6f080_0;  alias, 1 drivers
v0x648412aae390_0 .var "Q", 0 0;
v0x648412aae450_0 .net "clk", 0 0, v0x648412aaf2d0_0;  alias, 1 drivers
v0x648412aae4f0_0 .net "m_out", 2 0, L_0x648412ab0300;  1 drivers
v0x648412aae5b0_0 .net "q", 2 0, L_0x648412aafb10;  1 drivers
v0x648412aae6e0_0 .net "q_in", 0 0, v0x648412aabdf0_0;  alias, 1 drivers
v0x648412aae780_0 .net "r_in", 0 0, v0x648412aabe90_0;  alias, 1 drivers
L_0x648412aaf940 .part L_0x648412aafb10, 0, 1;
L_0x648412aafa40 .part L_0x648412aafb10, 1, 1;
L_0x648412aafb10 .concat8 [ 1 1 1 0], v0x648412aac4b0_0, v0x648412aac9d0_0, v0x648412aaceb0_0;
L_0x648412aafc40 .part L_0x648412aafb10, 1, 1;
L_0x648412aafe90 .part L_0x648412aafb10, 1, 1;
L_0x648412aaff60 .part L_0x648412aafb10, 2, 1;
L_0x648412ab0070 .part L_0x648412aafb10, 2, 1;
L_0x648412ab0140 .part L_0x648412aafb10, 0, 1;
L_0x648412ab0300 .concat8 [ 1 1 1 0], v0x648412aad4f0_0, v0x648412aadb10_0, v0x648412aae110_0;
S_0x648412aac170 .scope module, "ff0" "flipflop" 4 11, 4 25 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x648412aac3a0_0 .net "D", 0 0, v0x648412aabdf0_0;  alias, 1 drivers
v0x648412aac4b0_0 .var "Q", 0 0;
v0x648412aac570_0 .net "clk", 0 0, v0x648412aaf2d0_0;  alias, 1 drivers
S_0x648412aac6c0 .scope module, "ff1" "flipflop" 4 12, 4 25 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x648412aac8f0_0 .net "D", 0 0, L_0x648412aaf940;  1 drivers
v0x648412aac9d0_0 .var "Q", 0 0;
v0x648412aaca90_0 .net "clk", 0 0, v0x648412aaf2d0_0;  alias, 1 drivers
S_0x648412aacb90 .scope module, "ff2" "flipflop" 4 13, 4 25 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x648412aacdf0_0 .net "D", 0 0, L_0x648412aafa40;  1 drivers
v0x648412aaceb0_0 .var "Q", 0 0;
v0x648412aacf70_0 .net "clk", 0 0, v0x648412aaf2d0_0;  alias, 1 drivers
S_0x648412aad0a0 .scope module, "mux0" "mux_2to1" 4 15, 4 33 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
v0x648412aad280_0 .net "I0", 0 0, v0x648412aabe90_0;  alias, 1 drivers
v0x648412aad390_0 .net "I1", 0 0, L_0x648412aafc40;  1 drivers
v0x648412aad450_0 .net "S", 0 0, L_0x648412a6de60;  1 drivers
v0x648412aad4f0_0 .var "Y", 0 0;
E_0x648412a7c2b0 .event anyedge, v0x648412aad450_0, v0x648412a6f8f0_0, v0x648412aad390_0;
S_0x648412aad660 .scope module, "mux1" "mux_2to1" 4 16, 4 33 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
v0x648412aad8d0_0 .net "I0", 0 0, L_0x648412aafe90;  1 drivers
v0x648412aad9b0_0 .net "I1", 0 0, L_0x648412aaff60;  1 drivers
v0x648412aada70_0 .net "S", 0 0, L_0x648412a82430;  1 drivers
v0x648412aadb10_0 .var "Y", 0 0;
E_0x648412a63820 .event anyedge, v0x648412aada70_0, v0x648412aad8d0_0, v0x648412aad9b0_0;
S_0x648412aadc80 .scope module, "mux2" "mux_2to1" 4 17, 4 33 0, S_0x648412aabf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
v0x648412aadea0_0 .net "I0", 0 0, L_0x648412ab0070;  1 drivers
v0x648412aadf80_0 .net "I1", 0 0, L_0x648412ab0140;  1 drivers
v0x648412aae040_0 .net "S", 0 0, L_0x648412ab0260;  1 drivers
v0x648412aae110_0 .var "Y", 0 0;
E_0x648412a8f5f0 .event anyedge, v0x648412aae040_0, v0x648412aadea0_0, v0x648412aadf80_0;
S_0x648412aae8c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x648412a742c0;
 .timescale -12 -12;
E_0x648412a8f630 .event anyedge, v0x648412aaf6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x648412aaf6b0_0;
    %nor/r;
    %assign/vec4 v0x648412aaf6b0_0, 0;
    %wait E_0x648412a8f630;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x648412aabbb0;
T_1 ;
    %wait E_0x648412a7c800;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x648412aabdf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x648412aabe90_0, 0;
    %assign/vec4 v0x648412a6f080_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x648412aabbb0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x648412a7c540;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x648412a7cc60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648412a8f760_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x648412a7cc60;
T_4 ;
    %wait E_0x648412a7c540;
    %load/vec4 v0x648412a8f6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x648412a6f8f0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x648412a70430_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x648412a8f760_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x648412aac170;
T_5 ;
    %wait E_0x648412a7c540;
    %load/vec4 v0x648412aac3a0_0;
    %assign/vec4 v0x648412aac4b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x648412aac6c0;
T_6 ;
    %wait E_0x648412a7c540;
    %load/vec4 v0x648412aac8f0_0;
    %assign/vec4 v0x648412aac9d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x648412aacb90;
T_7 ;
    %wait E_0x648412a7c540;
    %load/vec4 v0x648412aacdf0_0;
    %assign/vec4 v0x648412aaceb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x648412aad0a0;
T_8 ;
    %wait E_0x648412a7c2b0;
    %load/vec4 v0x648412aad450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x648412aad280_0;
    %store/vec4 v0x648412aad4f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x648412aad390_0;
    %store/vec4 v0x648412aad4f0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x648412aad660;
T_9 ;
    %wait E_0x648412a63820;
    %load/vec4 v0x648412aada70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x648412aad8d0_0;
    %store/vec4 v0x648412aadb10_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x648412aad9b0_0;
    %store/vec4 v0x648412aadb10_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x648412aadc80;
T_10 ;
    %wait E_0x648412a8f5f0;
    %load/vec4 v0x648412aae040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x648412aadea0_0;
    %store/vec4 v0x648412aae110_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x648412aadf80_0;
    %store/vec4 v0x648412aae110_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x648412aabf60;
T_11 ;
    %wait E_0x648412a7c540;
    %load/vec4 v0x648412aae280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x648412aae780_0;
    %assign/vec4 v0x648412aae390_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x648412aae4f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x648412aae390_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x648412a742c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648412aaf2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x648412aaf6b0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x648412a742c0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x648412aaf2d0_0;
    %inv;
    %store/vec4 v0x648412aaf2d0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x648412a742c0;
T_14 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x648412a6df80_0, v0x648412aaf830_0, v0x648412aaf2d0_0, v0x648412aaeae0_0, v0x648412aaf370_0, v0x648412aaf4a0_0, v0x648412aaec60_0, v0x648412aaeba0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x648412a742c0;
T_15 ;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_15.1 ;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0x648412a742c0;
T_16 ;
    %wait E_0x648412a7c800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x648412aaf5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x648412aaf5d0_0, 4, 32;
    %load/vec4 v0x648412aaf770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x648412aaf5d0_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x648412aaf5d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x648412aaf5d0_0, 4, 32;
T_16.0 ;
    %load/vec4 v0x648412aaec60_0;
    %load/vec4 v0x648412aaec60_0;
    %load/vec4 v0x648412aaeba0_0;
    %xor;
    %load/vec4 v0x648412aaec60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x648412aaf5d0_0, 4, 32;
T_16.6 ;
    %load/vec4 v0x648412aaf5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x648412aaf5d0_0, 4, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/mt2015_muxdff/iter9/response1/top_module.sv";
