Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2fe8c54348764623925075d1a84493c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot box_with_background_behav xil_defaultlib.box_with_background -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture box_with_background of entity xil_defaultlib.box_with_background
Built simulation snapshot box_with_background_behav
