<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="2" update_result="0" update_time="1607631783"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1607631784"/>
            <Task name="TimingSimFileVHD" build_result="2" update_result="0" update_time="1607631786"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1607631789"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1607631768">
            <Task name="Map" build_result="2" update_result="0" update_time="1607631768"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1607631781">
            <Task name="PAR" build_result="2" update_result="0" update_time="1607631781"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1607631782"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1607631767">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1607631767"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1607631754"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1607631767">
            <Task name="Translate" build_result="2" update_result="0" update_time="1607631767"/>
        </Milestone>
        <Report name="IBIS/lab48_sr_impl1.ibs" last_build_time="1607631783" last_build_size="84110"/>
        <Report name="lab48_sr_impl1.bgn" last_build_time="1607631788" last_build_size="3471"/>
        <Report name="lab48_sr_impl1.edi" last_build_time="1607631765" last_build_size="57214"/>
        <Report name="lab48_sr_impl1.jed" last_build_time="1607631788" last_build_size="2006166"/>
        <Report name="lab48_sr_impl1.ncd" last_build_time="1607631780" last_build_size="46781"/>
        <Report name="lab48_sr_impl1.ngd" last_build_time="1607631767" last_build_size="52738"/>
        <Report name="lab48_sr_impl1.twr" last_build_time="1607631782" last_build_size="44489"/>
        <Report name="lab48_sr_impl1_map.ncd" last_build_time="1607631768" last_build_size="32649"/>
        <Report name="lab48_sr_impl1_vho.sdf" last_build_time="1607631786" last_build_size="50035"/>
        <Report name="lab48_sr_impl1_vho.vho" last_build_time="1607631786" last_build_size="63671"/>
        <Report name="lab48_sr_impl1_vo.sdf" last_build_time="1607631784" last_build_size="50021"/>
        <Report name="lab48_sr_impl1_vo.vo" last_build_time="1607631784" last_build_size="30492"/>
    </Strategy>
</BuildStatus>
