%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-07-24T13:33:20+07:00*%
%TF.ProjectId,shield,73686965-6c64-42e6-9b69-6361645f7063,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-07-24 13:33:20*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12O,1.700000X1.950000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13RoundRect,0.250000X0.600000X0.725000X-0.600000X0.725000X-0.600000X-0.725000X0.600000X-0.725000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,4.600000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15O,4.200000X2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,2.000000X4.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17RoundRect,0.250000X0.750000X-0.750000X0.750000X0.750000X-0.750000X0.750000X-0.750000X-0.750000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,2.000000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J2,1,Pin_1*%
%TO.N,+3V3*%
X107479400Y-137663800D03*
D11*
%TO.P,J2,2,Pin_2*%
%TO.N,GND*%
X104939400Y-137663800D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/GPIO12+SCL*%
X102399400Y-137663800D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/GPIO11+SDA*%
X99859400Y-137663800D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/GPIO16*%
X97319400Y-137663800D03*
%TD*%
D12*
%TO.P,J3,3,Pin_3*%
%TO.N,GND*%
X160759400Y-137663800D03*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X163259400Y-137663800D03*
D13*
%TO.P,J3,1,Pin_1*%
%TO.N,/GPIO15*%
X165759400Y-137663800D03*
%TD*%
D10*
%TO.P,J7,1,Pin_1*%
%TO.N,GND*%
X177006600Y-113080800D03*
%TD*%
%TO.P,J6,1,Pin_1*%
%TO.N,Net-(J3-Pin_2)*%
X159861600Y-113080800D03*
%TD*%
D11*
%TO.P,J9,22,Pin_22*%
%TO.N,GND*%
X145141600Y-126923800D03*
%TO.P,J9,21,Pin_21*%
X145141600Y-124383800D03*
%TO.P,J9,20,Pin_20*%
%TO.N,Net-(J11-Pin_20)*%
X145141600Y-121843800D03*
%TO.P,J9,19,Pin_19*%
%TO.N,Net-(J11-Pin_19)*%
X145141600Y-119303800D03*
%TO.P,J9,18,Pin_18*%
%TO.N,Net-(J11-Pin_18)*%
X145141600Y-116763800D03*
%TO.P,J9,17,Pin_17*%
%TO.N,Net-(J11-Pin_17)*%
X145141600Y-114223800D03*
%TO.P,J9,16,Pin_16*%
%TO.N,Net-(J11-Pin_16)*%
X145141600Y-111683800D03*
%TO.P,J9,15,Pin_15*%
%TO.N,Net-(J11-Pin_15)*%
X145141600Y-109143800D03*
%TO.P,J9,14,Pin_14*%
%TO.N,Net-(J11-Pin_14)*%
X145141600Y-106603800D03*
%TO.P,J9,13,Pin_13*%
%TO.N,Net-(J11-Pin_13)*%
X145141600Y-104063800D03*
%TO.P,J9,12,Pin_12*%
%TO.N,Net-(J11-Pin_12)*%
X145141600Y-101523800D03*
%TO.P,J9,11,Pin_11*%
%TO.N,Net-(J11-Pin_11)*%
X145141600Y-98983800D03*
%TO.P,J9,10,Pin_10*%
%TO.N,Net-(J11-Pin_10)*%
X145141600Y-96443800D03*
%TO.P,J9,9,Pin_9*%
%TO.N,Net-(J11-Pin_9)*%
X145141600Y-93903800D03*
%TO.P,J9,8,Pin_8*%
%TO.N,Net-(J11-Pin_8)*%
X145141600Y-91363800D03*
%TO.P,J9,7,Pin_7*%
%TO.N,Net-(J11-Pin_7)*%
X145141600Y-88823800D03*
%TO.P,J9,6,Pin_6*%
%TO.N,Net-(J11-Pin_6)*%
X145141600Y-86283800D03*
%TO.P,J9,5,Pin_5*%
%TO.N,/GPIO2*%
X145141600Y-83743800D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/GPIO1*%
X145141600Y-81203800D03*
%TO.P,J9,3,Pin_3*%
%TO.N,Net-(J11-Pin_3)*%
X145141600Y-78663800D03*
%TO.P,J9,2,Pin_2*%
%TO.N,Net-(J11-Pin_2)*%
X145141600Y-76123800D03*
D10*
%TO.P,J9,1,Pin_1*%
%TO.N,GND*%
X145141600Y-73583800D03*
%TD*%
D11*
%TO.P,J8,22,Pin_22*%
%TO.N,GND*%
X123291600Y-126923800D03*
%TO.P,J8,21,Pin_21*%
%TO.N,+5V*%
X123291600Y-124383800D03*
%TO.P,J8,20,Pin_20*%
%TO.N,/GPIO14*%
X123291600Y-121843800D03*
%TO.P,J8,19,Pin_19*%
%TO.N,/GPIO13*%
X123291600Y-119303800D03*
%TO.P,J8,18,Pin_18*%
%TO.N,/GPIO12+SCL*%
X123291600Y-116763800D03*
%TO.P,J8,17,Pin_17*%
%TO.N,/GPIO11+SDA*%
X123291600Y-114223800D03*
%TO.P,J8,16,Pin_16*%
%TO.N,/GPIO10*%
X123291600Y-111683800D03*
%TO.P,J8,15,Pin_15*%
%TO.N,/GPIO9*%
X123291600Y-109143800D03*
%TO.P,J8,14,Pin_14*%
%TO.N,Net-(J10-Pin_14)*%
X123291600Y-106603800D03*
%TO.P,J8,13,Pin_13*%
%TO.N,Net-(J10-Pin_13)*%
X123291600Y-104063800D03*
%TO.P,J8,12,Pin_12*%
%TO.N,/GPIO8*%
X123291600Y-101523800D03*
%TO.P,J8,11,Pin_11*%
%TO.N,/GPIO18*%
X123291600Y-98983800D03*
%TO.P,J8,10,Pin_10*%
%TO.N,/GPIO17*%
X123291600Y-96443800D03*
%TO.P,J8,9,Pin_9*%
%TO.N,/GPIO16*%
X123291600Y-93903800D03*
%TO.P,J8,8,Pin_8*%
%TO.N,/GPIO15*%
X123291600Y-91363800D03*
%TO.P,J8,7,Pin_7*%
%TO.N,/GPIO7*%
X123291600Y-88823800D03*
%TO.P,J8,6,Pin_6*%
%TO.N,/GPIO6*%
X123291600Y-86283800D03*
%TO.P,J8,5,Pin_5*%
%TO.N,/GPIO5*%
X123291600Y-83743800D03*
%TO.P,J8,4,Pin_4*%
%TO.N,/GPIO4*%
X123291600Y-81203800D03*
%TO.P,J8,3,Pin_3*%
%TO.N,Net-(J10-Pin_3)*%
X123291600Y-78663800D03*
%TO.P,J8,2,Pin_2*%
%TO.N,Net-(J10-Pin_2)*%
X123291600Y-76123800D03*
D10*
%TO.P,J8,1,Pin_1*%
%TO.N,+3V3*%
X123291600Y-73583800D03*
%TD*%
D14*
%TO.P,J12,1*%
%TO.N,VCC*%
X177952400Y-135153400D03*
D15*
%TO.P,J12,2*%
%TO.N,GND*%
X177952400Y-141453400D03*
D16*
%TO.P,J12,3*%
%TO.N,N/C*%
X182752400Y-138053400D03*
%TD*%
D10*
%TO.P,J5,1,Pin_1*%
%TO.N,GND*%
X177006600Y-73583800D03*
%TD*%
D17*
%TO.P,C1,1*%
%TO.N,VCC*%
X177088800Y-127707400D03*
D18*
%TO.P,C1,2*%
%TO.N,GND*%
X177088800Y-122707400D03*
%TD*%
D10*
%TO.P,J10,1,Pin_1*%
%TO.N,+3V3*%
X117201600Y-73583800D03*
D11*
%TO.P,J10,2,Pin_2*%
%TO.N,Net-(J10-Pin_2)*%
X117201600Y-76123800D03*
%TO.P,J10,3,Pin_3*%
%TO.N,Net-(J10-Pin_3)*%
X117201600Y-78663800D03*
%TO.P,J10,4,Pin_4*%
%TO.N,/GPIO4*%
X117201600Y-81203800D03*
%TO.P,J10,5,Pin_5*%
%TO.N,/GPIO5*%
X117201600Y-83743800D03*
%TO.P,J10,6,Pin_6*%
%TO.N,/GPIO6*%
X117201600Y-86283800D03*
%TO.P,J10,7,Pin_7*%
%TO.N,/GPIO7*%
X117201600Y-88823800D03*
%TO.P,J10,8,Pin_8*%
%TO.N,/GPIO15*%
X117201600Y-91363800D03*
%TO.P,J10,9,Pin_9*%
%TO.N,/GPIO16*%
X117201600Y-93903800D03*
%TO.P,J10,10,Pin_10*%
%TO.N,/GPIO17*%
X117201600Y-96443800D03*
%TO.P,J10,11,Pin_11*%
%TO.N,/GPIO18*%
X117201600Y-98983800D03*
%TO.P,J10,12,Pin_12*%
%TO.N,/GPIO8*%
X117201600Y-101523800D03*
%TO.P,J10,13,Pin_13*%
%TO.N,Net-(J10-Pin_13)*%
X117201600Y-104063800D03*
%TO.P,J10,14,Pin_14*%
%TO.N,Net-(J10-Pin_14)*%
X117201600Y-106603800D03*
%TO.P,J10,15,Pin_15*%
%TO.N,/GPIO9*%
X117201600Y-109143800D03*
%TO.P,J10,16,Pin_16*%
%TO.N,/GPIO10*%
X117201600Y-111683800D03*
%TO.P,J10,17,Pin_17*%
%TO.N,/GPIO11+SDA*%
X117201600Y-114223800D03*
%TO.P,J10,18,Pin_18*%
%TO.N,/GPIO12+SCL*%
X117201600Y-116763800D03*
%TO.P,J10,19,Pin_19*%
%TO.N,/GPIO13*%
X117201600Y-119303800D03*
%TO.P,J10,20,Pin_20*%
%TO.N,/GPIO14*%
X117201600Y-121843800D03*
%TO.P,J10,21,Pin_21*%
%TO.N,+5V*%
X117201600Y-124383800D03*
%TO.P,J10,22,Pin_22*%
%TO.N,GND*%
X117201600Y-126923800D03*
%TD*%
D13*
%TO.P,J1,1,Pin_1*%
%TO.N,/GPIO4*%
X147239400Y-137663800D03*
D12*
%TO.P,J1,2,Pin_2*%
%TO.N,/GPIO5*%
X144739400Y-137663800D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/GPIO6*%
X142239400Y-137663800D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/GPIO7*%
X139739400Y-137663800D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/GPIO8*%
X137239400Y-137663800D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/GPIO9*%
X134739400Y-137663800D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/GPIO10*%
X132239400Y-137663800D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/GPIO1*%
X129739400Y-137663800D03*
%TO.P,J1,9,Pin_9*%
%TO.N,unconnected-(J1-Pin_9-Pad9)*%
X127239400Y-137663800D03*
%TO.P,J1,10,Pin_10*%
%TO.N,+3V3*%
X124739400Y-137663800D03*
%TO.P,J1,11,Pin_11*%
%TO.N,GND*%
X122239400Y-137663800D03*
%TD*%
D10*
%TO.P,J11,1,Pin_1*%
%TO.N,GND*%
X151231600Y-73583800D03*
D11*
%TO.P,J11,2,Pin_2*%
%TO.N,Net-(J11-Pin_2)*%
X151231600Y-76123800D03*
%TO.P,J11,3,Pin_3*%
%TO.N,Net-(J11-Pin_3)*%
X151231600Y-78663800D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/GPIO1*%
X151231600Y-81203800D03*
%TO.P,J11,5,Pin_5*%
%TO.N,/GPIO2*%
X151231600Y-83743800D03*
%TO.P,J11,6,Pin_6*%
%TO.N,Net-(J11-Pin_6)*%
X151231600Y-86283800D03*
%TO.P,J11,7,Pin_7*%
%TO.N,Net-(J11-Pin_7)*%
X151231600Y-88823800D03*
%TO.P,J11,8,Pin_8*%
%TO.N,Net-(J11-Pin_8)*%
X151231600Y-91363800D03*
%TO.P,J11,9,Pin_9*%
%TO.N,Net-(J11-Pin_9)*%
X151231600Y-93903800D03*
%TO.P,J11,10,Pin_10*%
%TO.N,Net-(J11-Pin_10)*%
X151231600Y-96443800D03*
%TO.P,J11,11,Pin_11*%
%TO.N,Net-(J11-Pin_11)*%
X151231600Y-98983800D03*
%TO.P,J11,12,Pin_12*%
%TO.N,Net-(J11-Pin_12)*%
X151231600Y-101523800D03*
%TO.P,J11,13,Pin_13*%
%TO.N,Net-(J11-Pin_13)*%
X151231600Y-104063800D03*
%TO.P,J11,14,Pin_14*%
%TO.N,Net-(J11-Pin_14)*%
X151231600Y-106603800D03*
%TO.P,J11,15,Pin_15*%
%TO.N,Net-(J11-Pin_15)*%
X151231600Y-109143800D03*
%TO.P,J11,16,Pin_16*%
%TO.N,Net-(J11-Pin_16)*%
X151231600Y-111683800D03*
%TO.P,J11,17,Pin_17*%
%TO.N,Net-(J11-Pin_17)*%
X151231600Y-114223800D03*
%TO.P,J11,18,Pin_18*%
%TO.N,Net-(J11-Pin_18)*%
X151231600Y-116763800D03*
%TO.P,J11,19,Pin_19*%
%TO.N,Net-(J11-Pin_19)*%
X151231600Y-119303800D03*
%TO.P,J11,20,Pin_20*%
%TO.N,Net-(J11-Pin_20)*%
X151231600Y-121843800D03*
%TO.P,J11,21,Pin_21*%
%TO.N,GND*%
X151231600Y-124383800D03*
%TO.P,J11,22,Pin_22*%
X151231600Y-126923800D03*
%TD*%
D10*
%TO.P,J4,1,Pin_1*%
%TO.N,VCC*%
X159861600Y-73583800D03*
%TD*%
M02*
