/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [16:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [41:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[163:159] + in_data[127:123];
  assign celloutsig_1_14z = { celloutsig_1_13z[2:1], celloutsig_1_2z, 1'h0, celloutsig_1_9z, celloutsig_1_7z } > { celloutsig_1_12z[5:4], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z } && celloutsig_1_4z[26:15];
  assign celloutsig_0_12z = { celloutsig_0_6z[10:2], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z[3:2], celloutsig_0_5z[0] } && { celloutsig_0_6z[12:10], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z[3:2], celloutsig_0_5z[0], celloutsig_0_5z[3:2], celloutsig_0_5z[0], celloutsig_0_5z[3:2], celloutsig_0_5z[0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:0] && in_data[117:114];
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z[3:2], 1'h0, celloutsig_0_5z[0] } * { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_0z[3:1] * { in_data[99:98], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_4z[38:31] * { celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_5z * celloutsig_1_5z;
  assign celloutsig_0_8z = in_data[12:4] != { in_data[74:69], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[31:30], celloutsig_0_7z, celloutsig_0_8z } != { in_data[59:58], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[57:41], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z } != { celloutsig_0_6z[8:3], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[152:138], 2'h0 } != { in_data[188:182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] != { in_data[147], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_5z[4:2] != { celloutsig_1_8z[0], 2'h0 };
  assign celloutsig_0_11z = | { celloutsig_0_6z[9:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[75:69] };
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[75:69], in_data[54:53], celloutsig_0_0z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[2:1], 1'h0 };
  assign celloutsig_0_7z = ~^ in_data[19:14];
  assign celloutsig_0_1z = ~^ in_data[29:1];
  assign celloutsig_0_13z = ~^ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_0z = ^ in_data[51:42];
  assign celloutsig_0_6z = { in_data[48:46], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z[3:2], 1'h0, celloutsig_0_5z[0], celloutsig_0_5z[3:2], 1'h0, celloutsig_0_5z[0] } << { in_data[19:14], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z[3:2], 1'h0, celloutsig_0_5z[0] };
  assign celloutsig_1_4z = { in_data[178:142], 2'h0, celloutsig_1_2z, 1'h0, celloutsig_1_3z } << in_data[185:144];
  assign celloutsig_1_5z = { celloutsig_1_4z[11:9], celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_0z[3:0], 1'h0 };
  assign celloutsig_1_7z = { celloutsig_1_0z[1:0], celloutsig_1_2z } << { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[146:140], celloutsig_1_6z } << { in_data[143:142], celloutsig_1_0z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_17z = { in_data[34:20], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_10z = ~((celloutsig_0_7z & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_5z[0]));
  assign { celloutsig_0_5z[0], celloutsig_0_5z[2], celloutsig_0_5z[3] } = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
