{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761789577849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761789577849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 08:59:37 2025 " "Processing started: Thu Oct 30 08:59:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761789577849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761789577849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761789577849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761789578016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_logic " "Found entity 1: and_logic" {  } { { "and_logic.bdf" "" { Schematic "D:/TKLLS/Lab3/and_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_logic " "Found entity 1: or_logic" {  } { { "or_logic.bdf" "" { Schematic "D:/TKLLS/Lab3/or_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nand_logic " "Found entity 1: nand_logic" {  } { { "nand_logic.bdf" "" { Schematic "D:/TKLLS/Lab3/nand_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_logic " "Found entity 1: xor_logic" {  } { { "xor_logic.bdf" "" { Schematic "D:/TKLLS/Lab3/xor_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC " "Found entity 1: LOGIC" {  } { { "LOGIC.bdf" "" { Schematic "D:/TKLLS/Lab3/LOGIC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/TKLLS/Lab3/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_4bits " "Found entity 1: FA_4bits" {  } { { "FA_4bits.bdf" "" { Schematic "D:/TKLLS/Lab3/FA_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_4bits " "Found entity 1: SUB_4bits" {  } { { "SUB_4bits.bdf" "" { Schematic "D:/TKLLS/Lab3/SUB_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1 " "Found entity 1: adder_1" {  } { { "adder_1.bdf" "" { Schematic "D:/TKLLS/Lab3/adder_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sub_1 " "Found entity 1: sub_1" {  } { { "sub_1.bdf" "" { Schematic "D:/TKLLS/Lab3/sub_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic " "Found entity 1: Arithmetic" {  } { { "Arithmetic.bdf" "" { Schematic "D:/TKLLS/Lab3/Arithmetic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/TKLLS/Lab3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1 " "Found entity 1: MUX8_1" {  } { { "MUX8_1.bdf" "" { Schematic "D:/TKLLS/Lab3/MUX8_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_mux8_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_mux8_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BIT_MUX8_1 " "Found entity 1: 4BIT_MUX8_1" {  } { { "4BIT_MUX8_1.bdf" "" { Schematic "D:/TKLLS/Lab3/4BIT_MUX8_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "D:/TKLLS/Lab3/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEVEL_1 " "Found entity 1: LEVEL_1" {  } { { "LEVEL_1.bdf" "" { Schematic "D:/TKLLS/Lab3/LEVEL_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761789578043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEVEL_1 " "Elaborating entity \"LEVEL_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761789578075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst10 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst10\"" {  } { { "LEVEL_1.bdf" "inst10" { Schematic "D:/TKLLS/Lab3/LEVEL_1.bdf" { { 520 520 616 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761789578081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 full_adder:inst10\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"full_adder:inst10\|XOR3:inst\"" {  } { { "full_adder.bdf" "inst" { Schematic "D:/TKLLS/Lab3/full_adder.bdf" { { 240 608 712 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761789578095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_adder:inst10\|XOR3:inst " "Elaborated megafunction instantiation \"full_adder:inst10\|XOR3:inst\"" {  } { { "full_adder.bdf" "" { Schematic "D:/TKLLS/Lab3/full_adder.bdf" { { 240 608 712 320 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761789578113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761789578543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761789578543 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "LEVEL_1.bdf" "" { Schematic "D:/TKLLS/Lab3/LEVEL_1.bdf" { { 176 256 424 192 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761789578726 "|LEVEL_1|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "LEVEL_1.bdf" "" { Schematic "D:/TKLLS/Lab3/LEVEL_1.bdf" { { 176 256 424 192 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761789578726 "|LEVEL_1|B[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1761789578726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761789578726 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761789578726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761789578726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761789578726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761789578742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 08:59:38 2025 " "Processing ended: Thu Oct 30 08:59:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761789578742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761789578742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761789578742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761789578742 ""}
