<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: RTL Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classas__iic_1_1RTL.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Processes">Processes</a>  </div>
  <div class="headertitle">
<div class="title">RTL Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a4525a39652cf53bc45fec4f36d213d57"><td class="memItemLeft" align="right" valign="top"><a id="a4525a39652cf53bc45fec4f36d213d57"></a>
<a class="el" href="classas__iic_1_1RTL.html#a4525a39652cf53bc45fec4f36d213d57">status_control_update_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">control</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">control_reset</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="group__as__iic.html#gab0c79fb1eeae7d332b87f0472d22a83b">slv_ctrl_reg</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">status</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">reset</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a3d76b37668044c622796d0d2a0019f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a3d76b37668044c622796d0d2a0019f49">scl_gen_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a3d76b37668044c622796d0d2a0019f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapping of the status register to the local signals and the data rx signal:  <a href="#a3d76b37668044c622796d0d2a0019f49"></a><br /></td></tr>
<tr class="memitem:a691952238579cfa34a267042d08a4edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a691952238579cfa34a267042d08a4edc">scl_gen_state_trans</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classas__iic_1_1RTL.html#a5c401dbd0165f63f4a4665e8f7794b47">scl_curstate</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">scl_in</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#af54d1ef62ecb469047948ec3cced030e">lbclk</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a691952238579cfa34a267042d08a4edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">State and output logic for the scl generator:  <a href="#a691952238579cfa34a267042d08a4edc"></a><br /></td></tr>
<tr class="memitem:acf8e524d655bc197c6fd1d3599ba9bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#acf8e524d655bc197c6fd1d3599ba9bf1">main_iic_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:acf8e524d655bc197c6fd1d3599ba9bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">State transitions for the scl generator:  <a href="#acf8e524d655bc197c6fd1d3599ba9bf1"></a><br /></td></tr>
<tr class="memitem:adfd5533dea01cbe73c2237a4ff5f7d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#adfd5533dea01cbe73c2237a4ff5f7d05">main_iic_state_trans</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">iic_curstate</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sda_in</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">scl_in</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#a93e590acdc8692815ed5203ffce77cb5">lbclk_half</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bitcntr_msb</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ldata_msb</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#aa5c432520e59183c34333f017f68f447">tstart_continue</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#afd4bd19a36f9370b9d7cfba01c924b8d">tend</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#a7ced27acf5f1664094aa1164e7dfc9d7">readwrite</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#a706d685fb624a61a8f98af6a360a1129">data_ready</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__iic_1_1RTL.html#a97e4b403fa913caf8fb903e9d45cfe6c">ack_mod</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:adfd5533dea01cbe73c2237a4ff5f7d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">State and output logic for the main iic state machine:  <a href="#adfd5533dea01cbe73c2237a4ff5f7d05"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a0068234c1a46c7fc77b61793f355b953"><td class="memItemLeft" align="right" valign="top"><a id="a0068234c1a46c7fc77b61793f355b953"></a>
<a class="el" href="classas__iic_1_1RTL.html#a0068234c1a46c7fc77b61793f355b953">slave_register_configuration</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">slv_reg_config_table</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:aae73a0c252a80995ae86276bc7102b9a"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classas__iic_1_1RTL.html#aae73a0c252a80995ae86276bc7102b9a">iic_scl_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">s_low</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_high</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_stalled</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aae73a0c252a80995ae86276bc7102b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status type definition for the scl state machine:  <a href="#aae73a0c252a80995ae86276bc7102b9a"></a><br /></td></tr>
<tr class="memitem:ae172703c1d38730987562f8729f31025"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classas__iic_1_1RTL.html#ae172703c1d38730987562f8729f31025">iic_main_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">s_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ready</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ssb_check</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ssb_send</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_setsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_next</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_swdata</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_readsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_shift</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_wait_swdata</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ca_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ca_readsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_setsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_sendna</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_spb_check</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_spb_send</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ae172703c1d38730987562f8729f31025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status type definition for the main iic state machine:  <a href="#ae172703c1d38730987562f8729f31025"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a6941801423703402c07204753ba1057d"><td class="memItemLeft" align="right" valign="top"><a id="a6941801423703402c07204753ba1057d"></a>
<a class="el" href="classas__iic_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab58f3a4fcd9c06dff084c2f9f39d89b4"><td class="memItemLeft" align="right" valign="top"><a id="ab58f3a4fcd9c06dff084c2f9f39d89b4"></a>
<a class="el" href="classas__iic_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aebc9350f26e0563e781fbc297c56ad49"><td class="memItemLeft" align="right" valign="top"><a id="aebc9350f26e0563e781fbc297c56ad49"></a>
<a class="el" href="classas__iic_1_1RTL.html#aebc9350f26e0563e781fbc297c56ad49">status</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a92ca0a3d40ef2617726efb3d054cb1c2"><td class="memItemLeft" align="right" valign="top"><a id="a92ca0a3d40ef2617726efb3d054cb1c2"></a>
<a class="el" href="classas__iic_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa31670de280ec895199ddb41b9362faa"><td class="memItemLeft" align="right" valign="top"><a id="aa31670de280ec895199ddb41b9362faa"></a>
<a class="el" href="classas__iic_1_1RTL.html#aa31670de280ec895199ddb41b9362faa">scl_div_data_tx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27c37969de01e732ac08378545564330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a27c37969de01e732ac08378545564330">local_data_register</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a27c37969de01e732ac08378545564330"><td class="mdescLeft">&#160;</td><td class="mdescRight">The local data register. Used to accumulate read data and write data to the bus from.  <a href="#a27c37969de01e732ac08378545564330"></a><br /></td></tr>
<tr class="memitem:a7c41fc8359911ead7ceba54e38b10931"><td class="memItemLeft" align="right" valign="top"><a id="a7c41fc8359911ead7ceba54e38b10931"></a>
<a class="el" href="classas__iic_1_1RTL.html#a7c41fc8359911ead7ceba54e38b10931">ldata_next</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a305cdda99afee78a1b2499d76c7517a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a305cdda99afee78a1b2499d76c7517a7">scl_div_local</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SCL_DIV_REGISTER_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a305cdda99afee78a1b2499d76c7517a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to locally store the "scl_div" signal and compare with "scl_counter".  <a href="#a305cdda99afee78a1b2499d76c7517a7"></a><br /></td></tr>
<tr class="memitem:abf598e862f5bb4dbaf683869d99103fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#abf598e862f5bb4dbaf683869d99103fa">scl_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SCL_DIV_REGISTER_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abf598e862f5bb4dbaf683869d99103fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">A counter running with the system clock, as long as "enable_sclcntr" is high.  <a href="#abf598e862f5bb4dbaf683869d99103fa"></a><br /></td></tr>
<tr class="memitem:a5e3a4fcf0fd7fe064f7622f606006254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a5e3a4fcf0fd7fe064f7622f606006254">local_bus_clkcr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae1d11f73a05d184db0dbb376d7967ccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#ae1d11f73a05d184db0dbb376d7967ccb">bit_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4f00921ebb7a733c3326ba2c80d183e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a4f00921ebb7a733c3326ba2c80d183e3">address_sentreg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa5c432520e59183c34333f017f68f447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#aa5c432520e59183c34333f017f68f447">tstart_continue</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa5c432520e59183c34333f017f68f447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start or continue a transaction (driver control).  <a href="#aa5c432520e59183c34333f017f68f447"></a><br /></td></tr>
<tr class="memitem:afd4bd19a36f9370b9d7cfba01c924b8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#afd4bd19a36f9370b9d7cfba01c924b8d">tend</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afd4bd19a36f9370b9d7cfba01c924b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop a transaction ASAP (after acknowledge or start bit) (driver control).  <a href="#afd4bd19a36f9370b9d7cfba01c924b8d"></a><br /></td></tr>
<tr class="memitem:a7ced27acf5f1664094aa1164e7dfc9d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a7ced27acf5f1664094aa1164e7dfc9d7">readwrite</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7ced27acf5f1664094aa1164e7dfc9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls whether a transaction is read or write (driver control).  <a href="#a7ced27acf5f1664094aa1164e7dfc9d7"></a><br /></td></tr>
<tr class="memitem:a706d685fb624a61a8f98af6a360a1129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a706d685fb624a61a8f98af6a360a1129">data_ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a706d685fb624a61a8f98af6a360a1129"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals the hardware that the data in the data register is valid (driver control).  <a href="#a706d685fb624a61a8f98af6a360a1129"></a><br /></td></tr>
<tr class="memitem:a97e4b403fa913caf8fb903e9d45cfe6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a97e4b403fa913caf8fb903e9d45cfe6c">ack_mod</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a97e4b403fa913caf8fb903e9d45cfe6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modifies die behaviour of the hardware regarding the acknowledge (driver control).  <a href="#a97e4b403fa913caf8fb903e9d45cfe6c"></a><br /></td></tr>
<tr class="memitem:af6ce0d0a3f027af40307d09f0106d7bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#af6ce0d0a3f027af40307d09f0106d7bc">iic_ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af6ce0d0a3f027af40307d09f0106d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the hardware ready to start a transaction (status)  <a href="#af6ce0d0a3f027af40307d09f0106d7bc"></a><br /></td></tr>
<tr class="memitem:ae90dc96456d08e6c77405273e7644737"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#ae90dc96456d08e6c77405273e7644737">io_ready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae90dc96456d08e6c77405273e7644737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the data slave register ready to be written to or read from (status)  <a href="#ae90dc96456d08e6c77405273e7644737"></a><br /></td></tr>
<tr class="memitem:aa5bd609826b3db01cdcf6f1ed2ceb83d"><td class="memItemLeft" align="right" valign="top"><a id="aa5bd609826b3db01cdcf6f1ed2ceb83d"></a>
<a class="el" href="classas__iic_1_1RTL.html#aa5bd609826b3db01cdcf6f1ed2ceb83d">bus_active</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b191caae3298385bbdb6ebd996df1b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a0b191caae3298385bbdb6ebd996df1b4">slave_ackreg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0b191caae3298385bbdb6ebd996df1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Once set, the register keeps its value until reset by the signal "clear_ackreg".  <a href="#a0b191caae3298385bbdb6ebd996df1b4"></a><br /></td></tr>
<tr class="memitem:a121b5892e12ff0828b844f631987295d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a121b5892e12ff0828b844f631987295d">scl_stalled</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a121b5892e12ff0828b844f631987295d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is a slave currently slowing the bus clock (status)  <a href="#a121b5892e12ff0828b844f631987295d"></a><br /></td></tr>
<tr class="memitem:aeb3bf1165ca6167101f3ce4c6beb8a6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#aeb3bf1165ca6167101f3ce4c6beb8a6b">waiting_sw</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aeb3bf1165ca6167101f3ce4c6beb8a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the hardware currently waiting on the software (status)  <a href="#aeb3bf1165ca6167101f3ce4c6beb8a6b"></a><br /></td></tr>
<tr class="memitem:af54e78848931467567f35df9d2d6a7a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af54e78848931467567f35df9d2d6a7a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The main reset signal for the hardware (acts as soft- and hardware reset)  <a href="#af54e78848931467567f35df9d2d6a7a7"></a><br /></td></tr>
<tr class="memitem:a968c8fd42415f84a91a16fb1c08410d7"><td class="memItemLeft" align="right" valign="top"><a id="a968c8fd42415f84a91a16fb1c08410d7"></a>
<a class="el" href="classas__iic_1_1RTL.html#a968c8fd42415f84a91a16fb1c08410d7">ldata_msb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a557013d50874c3eb8ba1919ee3753c54"><td class="memItemLeft" align="right" valign="top"><a id="a557013d50874c3eb8ba1919ee3753c54"></a>
<a class="el" href="classas__iic_1_1RTL.html#a557013d50874c3eb8ba1919ee3753c54">ldata_lsb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a55a4e29702a6ea54300964fcdc228fb9"><td class="memItemLeft" align="right" valign="top"><a id="a55a4e29702a6ea54300964fcdc228fb9"></a>
<a class="el" href="classas__iic_1_1RTL.html#a55a4e29702a6ea54300964fcdc228fb9">bitcntr_msb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af54d1ef62ecb469047948ec3cced030e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#af54d1ef62ecb469047948ec3cced030e">lbclk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af54d1ef62ecb469047948ec3cced030e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The msb of "local_bus_clkcr".  <a href="#af54d1ef62ecb469047948ec3cced030e"></a><br /></td></tr>
<tr class="memitem:a93e590acdc8692815ed5203ffce77cb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a93e590acdc8692815ed5203ffce77cb5">lbclk_half</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a93e590acdc8692815ed5203ffce77cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The lsb of "local_bus_clkcr".  <a href="#a93e590acdc8692815ed5203ffce77cb5"></a><br /></td></tr>
<tr class="memitem:a63279558fed14acbff4f0a5c4ce38a10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a63279558fed14acbff4f0a5c4ce38a10">slave_ack</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a63279558fed14acbff4f0a5c4ce38a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper signal for the slave acknowledgement register.  <a href="#a63279558fed14acbff4f0a5c4ce38a10"></a><br /></td></tr>
<tr class="memitem:abaa94b2096a2f9918e36aac6183f8105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#abaa94b2096a2f9918e36aac6183f8105">sda_enable</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abaa94b2096a2f9918e36aac6183f8105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped to sda tristate driver enable.  <a href="#abaa94b2096a2f9918e36aac6183f8105"></a><br /></td></tr>
<tr class="memitem:a0d419d507f426063582f6eb28ed9894b"><td class="memItemLeft" align="right" valign="top"><a id="a0d419d507f426063582f6eb28ed9894b"></a>
<a class="el" href="classas__iic_1_1RTL.html#a0d419d507f426063582f6eb28ed9894b">data_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af85da5d583d448d20b376ca076bc1594"><td class="memItemLeft" align="right" valign="top"><a id="af85da5d583d448d20b376ca076bc1594"></a>
<a class="el" href="classas__iic_1_1RTL.html#af85da5d583d448d20b376ca076bc1594">data_in</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ace5496a1d4caf4636949bb870e685099"><td class="memItemLeft" align="right" valign="top"><a id="ace5496a1d4caf4636949bb870e685099"></a>
<a class="el" href="classas__iic_1_1RTL.html#ace5496a1d4caf4636949bb870e685099">left_shift_ldata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99f783dd5e895606eb99721b6649e4bb"><td class="memItemLeft" align="right" valign="top"><a id="a99f783dd5e895606eb99721b6649e4bb"></a>
<a class="el" href="classas__iic_1_1RTL.html#a99f783dd5e895606eb99721b6649e4bb">inc_bitcntr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ddcf044d82ae74f68de40e161fde642"><td class="memItemLeft" align="right" valign="top"><a id="a9ddcf044d82ae74f68de40e161fde642"></a>
<a class="el" href="classas__iic_1_1RTL.html#a9ddcf044d82ae74f68de40e161fde642">clear_bitcntr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa129e7949012528917cd22786e61e637"><td class="memItemLeft" align="right" valign="top"><a id="aa129e7949012528917cd22786e61e637"></a>
<a class="el" href="classas__iic_1_1RTL.html#aa129e7949012528917cd22786e61e637">clear_ldata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08e2e83710728e21d4cb3525f1df4084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a08e2e83710728e21d4cb3525f1df4084">cp_ldata_to_data</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a08e2e83710728e21d4cb3525f1df4084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy local data to data rx.  <a href="#a08e2e83710728e21d4cb3525f1df4084"></a><br /></td></tr>
<tr class="memitem:a9d3d666fa693ce4ded3367ff61c28ebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a9d3d666fa693ce4ded3367ff61c28ebe">cp_data_to_ldata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9d3d666fa693ce4ded3367ff61c28ebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy data tx to local data.  <a href="#a9d3d666fa693ce4ded3367ff61c28ebe"></a><br /></td></tr>
<tr class="memitem:a4318fe3823a21b639643afc3639b08c7"><td class="memItemLeft" align="right" valign="top"><a id="a4318fe3823a21b639643afc3639b08c7"></a>
<a class="el" href="classas__iic_1_1RTL.html#a4318fe3823a21b639643afc3639b08c7">clear_sclcntr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a79b5280ed6e72fd3c0fded941382b154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a79b5280ed6e72fd3c0fded941382b154">enable_sclcntr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a79b5280ed6e72fd3c0fded941382b154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main enable signal for the scl counter.  <a href="#a79b5280ed6e72fd3c0fded941382b154"></a><br /></td></tr>
<tr class="memitem:af31033ce7e627bab3285bc03ebd4c226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#af31033ce7e627bab3285bc03ebd4c226">enable_sclcntr_scl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af31033ce7e627bab3285bc03ebd4c226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal for the scl counter from the scl state machine.  <a href="#af31033ce7e627bab3285bc03ebd4c226"></a><br /></td></tr>
<tr class="memitem:add9bdff5ea875d22f69929272f0218aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#add9bdff5ea875d22f69929272f0218aa">enable_sclcntr_iic</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:add9bdff5ea875d22f69929272f0218aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal for the scl counter from the main (sda) state machine.  <a href="#add9bdff5ea875d22f69929272f0218aa"></a><br /></td></tr>
<tr class="memitem:ab7fd9bf45234b00f6c7954ae4fe12dce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#ab7fd9bf45234b00f6c7954ae4fe12dce">set_ldata_lsb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab7fd9bf45234b00f6c7954ae4fe12dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sda to the current LSB of the local data register.  <a href="#ab7fd9bf45234b00f6c7954ae4fe12dce"></a><br /></td></tr>
<tr class="memitem:a84dc8500d33fd7b71f9bc927cd47e7ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a84dc8500d33fd7b71f9bc927cd47e7ec">clear_ackreg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a84dc8500d33fd7b71f9bc927cd47e7ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset the register "slave_ackreg"  <a href="#a84dc8500d33fd7b71f9bc927cd47e7ec"></a><br /></td></tr>
<tr class="memitem:a91465c9a9c1ee78afd4fc1355c71bd60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a91465c9a9c1ee78afd4fc1355c71bd60">inc_lbclkcr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a91465c9a9c1ee78afd4fc1355c71bd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the local bus clock counter register by one.  <a href="#a91465c9a9c1ee78afd4fc1355c71bd60"></a><br /></td></tr>
<tr class="memitem:ac009087a1dce9a076d7d587b9f5a2622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#ac009087a1dce9a076d7d587b9f5a2622">clear_lbclkcr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac009087a1dce9a076d7d587b9f5a2622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the local bus clock counter register.  <a href="#ac009087a1dce9a076d7d587b9f5a2622"></a><br /></td></tr>
<tr class="memitem:a1e1e4ad0cce79ee0a976577a212872e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a1e1e4ad0cce79ee0a976577a212872e5">set_sda_to_ldmsb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1e1e4ad0cce79ee0a976577a212872e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set sda to the msb of the local data register.  <a href="#a1e1e4ad0cce79ee0a976577a212872e5"></a><br /></td></tr>
<tr class="memitem:aaab0014d23569856d7883ed097eed35c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#aaab0014d23569856d7883ed097eed35c">set_sda_low</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aaab0014d23569856d7883ed097eed35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the tristate driver for sda.  <a href="#aaab0014d23569856d7883ed097eed35c"></a><br /></td></tr>
<tr class="memitem:a63b3fa55a46d2266df324cca90f82a25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a63b3fa55a46d2266df324cca90f82a25">set_scl_low</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a63b3fa55a46d2266df324cca90f82a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the tristate driver for scl.  <a href="#a63b3fa55a46d2266df324cca90f82a25"></a><br /></td></tr>
<tr class="memitem:a53666efd35008cf255125d1dffa248ce"><td class="memItemLeft" align="right" valign="top"><a id="a53666efd35008cf255125d1dffa248ce"></a>
<a class="el" href="classas__iic_1_1RTL.html#a53666efd35008cf255125d1dffa248ce">scl_counter_plusone</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SCL_DIV_REGISTER_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a11a5ea9cbbccc1c21a5e65a2d2c3301d"><td class="memItemLeft" align="right" valign="top"><a id="a11a5ea9cbbccc1c21a5e65a2d2c3301d"></a>
<a class="el" href="classas__iic_1_1RTL.html#a11a5ea9cbbccc1c21a5e65a2d2c3301d">bit_counter_plusone</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a148b37e6d6f3e11e911f52426345f33b"><td class="memItemLeft" align="right" valign="top"><a id="a148b37e6d6f3e11e911f52426345f33b"></a>
<a class="el" href="classas__iic_1_1RTL.html#a148b37e6d6f3e11e911f52426345f33b">local_bus_clkcr_plusone</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c401dbd0165f63f4a4665e8f7794b47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__iic_1_1RTL.html#a5c401dbd0165f63f4a4665e8f7794b47">scl_curstate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classas__iic_1_1RTL.html#aae73a0c252a80995ae86276bc7102b9a">iic_scl_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5c401dbd0165f63f4a4665e8f7794b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals for the state machines:  <a href="#a5c401dbd0165f63f4a4665e8f7794b47"></a><br /></td></tr>
<tr class="memitem:a2556895ab730a2639d2af65d0cde1aca"><td class="memItemLeft" align="right" valign="top"><a id="a2556895ab730a2639d2af65d0cde1aca"></a>
<a class="el" href="classas__iic_1_1RTL.html#a2556895ab730a2639d2af65d0cde1aca">scl_nextstate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classas__iic_1_1RTL.html#aae73a0c252a80995ae86276bc7102b9a">iic_scl_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a418cb538d672f022f1fa475f0e21fbca"><td class="memItemLeft" align="right" valign="top"><a id="a418cb538d672f022f1fa475f0e21fbca"></a>
<a class="el" href="classas__iic_1_1RTL.html#a418cb538d672f022f1fa475f0e21fbca">iic_curstate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classas__iic_1_1RTL.html#ae172703c1d38730987562f8729f31025">iic_main_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a700b2bcaeb0264f0454904e4e892e838"><td class="memItemLeft" align="right" valign="top"><a id="a700b2bcaeb0264f0454904e4e892e838"></a>
<a class="el" href="classas__iic_1_1RTL.html#a700b2bcaeb0264f0454904e4e892e838">iic_nextstate</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classas__iic_1_1RTL.html#ae172703c1d38730987562f8729f31025">iic_main_state</a></b> <span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00084">84</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="acf8e524d655bc197c6fd1d3599ba9bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8e524d655bc197c6fd1d3599ba9bf1">&#9670;&nbsp;</a></span>main_iic_logic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> main_iic_logic</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State transitions for the scl generator: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00376">376</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="adfd5533dea01cbe73c2237a4ff5f7d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd5533dea01cbe73c2237a4ff5f7d05">&#9670;&nbsp;</a></span>main_iic_state_trans()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> main_iic_state_trans</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">iic_curstate</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">sda_in</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">scl_in</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#a93e590acdc8692815ed5203ffce77cb5">lbclk_half</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">bitcntr_msb</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">ldata_msb</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#aa5c432520e59183c34333f017f68f447">tstart_continue</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#afd4bd19a36f9370b9d7cfba01c924b8d">tend</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#a7ced27acf5f1664094aa1164e7dfc9d7">readwrite</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#a706d685fb624a61a8f98af6a360a1129">data_ready</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#a97e4b403fa913caf8fb903e9d45cfe6c">ack_mod</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State and output logic for the main iic state machine: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00413">413</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a3d76b37668044c622796d0d2a0019f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d76b37668044c622796d0d2a0019f49">&#9670;&nbsp;</a></span>scl_gen_logic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> scl_gen_logic</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Mapping of the status register to the local signals and the data rx signal: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00302">302</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a691952238579cfa34a267042d08a4edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691952238579cfa34a267042d08a4edc">&#9670;&nbsp;</a></span>scl_gen_state_trans()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> scl_gen_state_trans</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#a5c401dbd0165f63f4a4665e8f7794b47">scl_curstate</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">scl_in</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classas__iic_1_1RTL.html#af54d1ef62ecb469047948ec3cced030e">lbclk</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>State and output logic for the scl generator: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00337">337</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a97e4b403fa913caf8fb903e9d45cfe6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e4b403fa913caf8fb903e9d45cfe6c">&#9670;&nbsp;</a></span>ack_mod</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a97e4b403fa913caf8fb903e9d45cfe6c">ack_mod</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Modifies die behaviour of the hardware regarding the acknowledge (driver control). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00136">136</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a4f00921ebb7a733c3326ba2c80d183e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f00921ebb7a733c3326ba2c80d183e3">&#9670;&nbsp;</a></span>address_sentreg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a4f00921ebb7a733c3326ba2c80d183e3">address_sentreg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>1 Bit "register". Set after the address has been sent. Used to distinguish between sending data and sending the address in the check ackowledge state. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00129">129</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="ae1d11f73a05d184db0dbb376d7967ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d11f73a05d184db0dbb376d7967ccb">&#9670;&nbsp;</a></span>bit_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#ae1d11f73a05d184db0dbb376d7967ccb">bit_counter</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>A small 4 bit counter used to track which bit is being read or written - from or to the bus. ! reset state: "0001" ! </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00125">125</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a84dc8500d33fd7b71f9bc927cd47e7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84dc8500d33fd7b71f9bc927cd47e7ec">&#9670;&nbsp;</a></span>clear_ackreg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a84dc8500d33fd7b71f9bc927cd47e7ec">clear_ackreg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reset the register "slave_ackreg" </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00169">169</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="ac009087a1dce9a076d7d587b9f5a2622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac009087a1dce9a076d7d587b9f5a2622">&#9670;&nbsp;</a></span>clear_lbclkcr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#ac009087a1dce9a076d7d587b9f5a2622">clear_lbclkcr</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the local bus clock counter register. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00171">171</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a9d3d666fa693ce4ded3367ff61c28ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3d666fa693ce4ded3367ff61c28ebe">&#9670;&nbsp;</a></span>cp_data_to_ldata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a9d3d666fa693ce4ded3367ff61c28ebe">cp_data_to_ldata</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy data tx to local data. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00163">163</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a08e2e83710728e21d4cb3525f1df4084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e2e83710728e21d4cb3525f1df4084">&#9670;&nbsp;</a></span>cp_ldata_to_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a08e2e83710728e21d4cb3525f1df4084">cp_ldata_to_data</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy local data to data rx. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00162">162</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a706d685fb624a61a8f98af6a360a1129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706d685fb624a61a8f98af6a360a1129">&#9670;&nbsp;</a></span>data_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a706d685fb624a61a8f98af6a360a1129">data_ready</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Signals the hardware that the data in the data register is valid (driver control). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00135">135</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a79b5280ed6e72fd3c0fded941382b154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79b5280ed6e72fd3c0fded941382b154">&#9670;&nbsp;</a></span>enable_sclcntr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a79b5280ed6e72fd3c0fded941382b154">enable_sclcntr</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main enable signal for the scl counter. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00165">165</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="add9bdff5ea875d22f69929272f0218aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9bdff5ea875d22f69929272f0218aa">&#9670;&nbsp;</a></span>enable_sclcntr_iic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#add9bdff5ea875d22f69929272f0218aa">enable_sclcntr_iic</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal for the scl counter from the main (sda) state machine. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00167">167</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="af31033ce7e627bab3285bc03ebd4c226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31033ce7e627bab3285bc03ebd4c226">&#9670;&nbsp;</a></span>enable_sclcntr_scl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#af31033ce7e627bab3285bc03ebd4c226">enable_sclcntr_scl</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal for the scl counter from the scl state machine. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00166">166</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="ae172703c1d38730987562f8729f31025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae172703c1d38730987562f8729f31025">&#9670;&nbsp;</a></span>iic_main_state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#ae172703c1d38730987562f8729f31025">iic_main_state</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">s_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ready</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ssb_check</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ssb_send</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_setsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_next</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sb_swdata</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_readsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_shift</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_rb_wait_swdata</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ca_init</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_ca_readsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sa_setsda</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_waitscll</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_waitsclh</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_sna_sendna</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_spb_check</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_spb_send</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Status type definition for the main iic state machine: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00186">186</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="af6ce0d0a3f027af40307d09f0106d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ce0d0a3f027af40307d09f0106d7bc">&#9670;&nbsp;</a></span>iic_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#af6ce0d0a3f027af40307d09f0106d7bc">iic_ready</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the hardware ready to start a transaction (status) </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00137">137</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="aae73a0c252a80995ae86276bc7102b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae73a0c252a80995ae86276bc7102b9a">&#9670;&nbsp;</a></span>iic_scl_state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#aae73a0c252a80995ae86276bc7102b9a">iic_scl_state</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">s_low</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_high</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">s_stalled</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Status type definition for the scl state machine: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00182">182</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a91465c9a9c1ee78afd4fc1355c71bd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91465c9a9c1ee78afd4fc1355c71bd60">&#9670;&nbsp;</a></span>inc_lbclkcr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a91465c9a9c1ee78afd4fc1355c71bd60">inc_lbclkcr</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Increment the local bus clock counter register by one. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00170">170</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="ae90dc96456d08e6c77405273e7644737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae90dc96456d08e6c77405273e7644737">&#9670;&nbsp;</a></span>io_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#ae90dc96456d08e6c77405273e7644737">io_ready</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the data slave register ready to be written to or read from (status) </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00138">138</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="af54d1ef62ecb469047948ec3cced030e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54d1ef62ecb469047948ec3cced030e">&#9670;&nbsp;</a></span>lbclk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#af54d1ef62ecb469047948ec3cced030e">lbclk</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The msb of "local_bus_clkcr". </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00150">150</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a93e590acdc8692815ed5203ffce77cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e590acdc8692815ed5203ffce77cb5">&#9670;&nbsp;</a></span>lbclk_half</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a93e590acdc8692815ed5203ffce77cb5">lbclk_half</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The lsb of "local_bus_clkcr". </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00151">151</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a5e3a4fcf0fd7fe064f7622f606006254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3a4fcf0fd7fe064f7622f606006254">&#9670;&nbsp;</a></span>local_bus_clkcr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a5e3a4fcf0fd7fe064f7622f606006254">local_bus_clkcr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>A 2 bit counter that increments every time the register "scl_counter" equals "scl_div". Its MSB is basically "scl" and its LSB changes every quarter period of the bus clock lbclkcr ^= "Local Bus CLocK Counter Register" ! reset state: "11" ! </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00121">121</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a27c37969de01e732ac08378545564330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c37969de01e732ac08378545564330">&#9670;&nbsp;</a></span>local_data_register</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a27c37969de01e732ac08378545564330">local_data_register</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The local data register. Used to accumulate read data and write data to the bus from. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00108">108</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a7ced27acf5f1664094aa1164e7dfc9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ced27acf5f1664094aa1164e7dfc9d7">&#9670;&nbsp;</a></span>readwrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a7ced27acf5f1664094aa1164e7dfc9d7">readwrite</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Controls whether a transaction is read or write (driver control). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00134">134</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="abf598e862f5bb4dbaf683869d99103fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf598e862f5bb4dbaf683869d99103fa">&#9670;&nbsp;</a></span>scl_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#abf598e862f5bb4dbaf683869d99103fa">scl_counter</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SCL_DIV_REGISTER_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A counter running with the system clock, as long as "enable_sclcntr" is high. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00115">115</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a5c401dbd0165f63f4a4665e8f7794b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c401dbd0165f63f4a4665e8f7794b47">&#9670;&nbsp;</a></span>scl_curstate</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a5c401dbd0165f63f4a4665e8f7794b47">scl_curstate</a> <b><b><a class="el" href="classas__iic_1_1RTL.html#aae73a0c252a80995ae86276bc7102b9a">iic_scl_state</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Signals for the state machines: </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00196">196</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a305cdda99afee78a1b2499d76c7517a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305cdda99afee78a1b2499d76c7517a7">&#9670;&nbsp;</a></span>scl_div_local</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a305cdda99afee78a1b2499d76c7517a7">scl_div_local</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SCL_DIV_REGISTER_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Used to locally store the "scl_div" signal and compare with "scl_counter". </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00112">112</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a121b5892e12ff0828b844f631987295d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121b5892e12ff0828b844f631987295d">&#9670;&nbsp;</a></span>scl_stalled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a121b5892e12ff0828b844f631987295d">scl_stalled</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is a slave currently slowing the bus clock (status) </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00142">142</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="abaa94b2096a2f9918e36aac6183f8105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa94b2096a2f9918e36aac6183f8105">&#9670;&nbsp;</a></span>sda_enable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#abaa94b2096a2f9918e36aac6183f8105">sda_enable</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Mapped to sda tristate driver enable. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00153">153</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="ab7fd9bf45234b00f6c7954ae4fe12dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fd9bf45234b00f6c7954ae4fe12dce">&#9670;&nbsp;</a></span>set_ldata_lsb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#ab7fd9bf45234b00f6c7954ae4fe12dce">set_ldata_lsb</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set sda to the current LSB of the local data register. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00168">168</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a63b3fa55a46d2266df324cca90f82a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b3fa55a46d2266df324cca90f82a25">&#9670;&nbsp;</a></span>set_scl_low</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a63b3fa55a46d2266df324cca90f82a25">set_scl_low</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Controls the tristate driver for scl. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00174">174</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="aaab0014d23569856d7883ed097eed35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab0014d23569856d7883ed097eed35c">&#9670;&nbsp;</a></span>set_sda_low</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#aaab0014d23569856d7883ed097eed35c">set_sda_low</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Controls the tristate driver for sda. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00173">173</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a1e1e4ad0cce79ee0a976577a212872e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1e4ad0cce79ee0a976577a212872e5">&#9670;&nbsp;</a></span>set_sda_to_ldmsb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a1e1e4ad0cce79ee0a976577a212872e5">set_sda_to_ldmsb</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set sda to the msb of the local data register. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00172">172</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a63279558fed14acbff4f0a5c4ce38a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63279558fed14acbff4f0a5c4ce38a10">&#9670;&nbsp;</a></span>slave_ack</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a63279558fed14acbff4f0a5c4ce38a10">slave_ack</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper signal for the slave acknowledgement register. </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00152">152</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="a0b191caae3298385bbdb6ebd996df1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b191caae3298385bbdb6ebd996df1b4">&#9670;&nbsp;</a></span>slave_ackreg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#a0b191caae3298385bbdb6ebd996df1b4">slave_ackreg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Once set, the register keeps its value until reset by the signal "clear_ackreg". </p>
<p>Is data being written on the bus by this hardware (status) 1 Bit "register". Set after an acknowledgement signal was recieved by the slave (status). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00141">141</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="af54e78848931467567f35df9d2d6a7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54e78848931467567f35df9d2d6a7a7">&#9670;&nbsp;</a></span>softreset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#af54e78848931467567f35df9d2d6a7a7">softreset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The main reset signal for the hardware (acts as soft- and hardware reset) </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00146">146</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="afd4bd19a36f9370b9d7cfba01c924b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4bd19a36f9370b9d7cfba01c924b8d">&#9670;&nbsp;</a></span>tend</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#afd4bd19a36f9370b9d7cfba01c924b8d">tend</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stop a transaction ASAP (after acknowledge or start bit) (driver control). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00133">133</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="aa5c432520e59183c34333f017f68f447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c432520e59183c34333f017f68f447">&#9670;&nbsp;</a></span>tstart_continue</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#aa5c432520e59183c34333f017f68f447">tstart_continue</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start or continue a transaction (driver control). </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00132">132</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<a id="aeb3bf1165ca6167101f3ce4c6beb8a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3bf1165ca6167101f3ce4c6beb8a6b">&#9670;&nbsp;</a></span>waiting_sw</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__iic_1_1RTL.html#aeb3bf1165ca6167101f3ce4c6beb8a6b">waiting_sw</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the hardware currently waiting on the software (status) </p>

<p class="definition">Definition at line <a class="el" href="as__iic_8vhd_source.html#l00143">143</a> of file <a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="as__iic_8vhd_source.html">as_iic.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classas__iic.html">as_iic</a></li><li class="navelem"><a class="el" href="classas__iic_1_1RTL.html">RTL</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
