{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:06:10 2019 " "Info: Processing started: Fri Jun 28 14:06:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpuVERILOG -c cpuVERILOG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpuVERILOG -c cpuVERILOG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Info: Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratorx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratorx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorX " "Info: Found entity 1: RegistratorX" {  } { { "RegistratorX.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorY " "Info: Found entity 1: RegistratorY" {  } { { "RegistratorY.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registratorz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registratorz.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistratorZ " "Info: Found entity 1: RegistratorZ" {  } { { "RegistratorZ.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/RegistratorZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.v(18) " "Warning (10230): Verilog HDL assignment warning at cpu.v(18): truncated value with size 32 to match size of target (4)" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memoria " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memoria\"" {  } { { "cpu.v" "memoria" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(8) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(8): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Opcode memory.v(8) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(8): inferring latch(es) for variable \"Opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in memory.v(8) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(8): inferring latch(es) for variable \"in\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[0\] memory.v(8) " "Info (10041): Inferred latch for \"in\[0\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[1\] memory.v(8) " "Info (10041): Inferred latch for \"in\[1\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[2\] memory.v(8) " "Info (10041): Inferred latch for \"in\[2\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in\[3\] memory.v(8) " "Info (10041): Inferred latch for \"in\[3\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[0\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[0\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[1\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[1\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opcode\[2\] memory.v(8) " "Info (10041): Inferred latch for \"Opcode\[2\]\" at memory.v(8)" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:controle " "Info: Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:controle\"" {  } { { "cpu.v" "controle" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorX RegistratorX:regx " "Info: Elaborating entity \"RegistratorX\" for hierarchy \"RegistratorX:regx\"" {  } { { "cpu.v" "regx" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorY RegistratorY:regy " "Info: Elaborating entity \"RegistratorY\" for hierarchy \"RegistratorY:regy\"" {  } { { "cpu.v" "regy" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ulaula " "Info: Elaborating entity \"ula\" for hierarchy \"ula:ulaula\"" {  } { { "cpu.v" "ulaula" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ula.v(15) " "Warning (10230): Verilog HDL assignment warning at ula.v(15): truncated value with size 32 to match size of target (4)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outula ula.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ula.v(9): inferring latch(es) for variable \"outula\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status ula.v(9) " "Warning (10240): Verilog HDL Always Construct warning at ula.v(9): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status ula.v(9) " "Info (10041): Inferred latch for \"status\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[0\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[0\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[1\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[1\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[2\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[2\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outula\[3\] ula.v(9) " "Info (10041): Inferred latch for \"outula\[3\]\" at ula.v(9)" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistratorZ RegistratorZ:regz " "Info: Elaborating entity \"RegistratorZ\" for hierarchy \"RegistratorZ:regz\"" {  } { { "cpu.v" "regz" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[1\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[0\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[3\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:ulaula\|outula\[2\] " "Warning: LATCH primitive \"ula:ulaula\|outula\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 9 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ula:ulaula\|status " "Warning: LATCH primitive \"ula:ulaula\|status\" is permanently disabled" {  } { { "ula.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:memoria\|Opcode\[1\] " "Warning: Latch memory:memoria\|Opcode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal count\[1\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:memoria\|Opcode\[2\] " "Warning: Latch memory:memoria\|Opcode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[2\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal count\[2\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:memoria\|in\[1\] " "Warning: Latch memory:memoria\|in\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal count\[1\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "memory:memoria\|in\[2\] " "Warning: Latch memory:memoria\|in\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal count\[0\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "in\[0\] GND " "Warning (13410): Pin \"in\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "in\[3\] GND " "Warning (13410): Pin \"in\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outx\[0\] GND " "Warning (13410): Pin \"outx\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outx\[3\] GND " "Warning (13410): Pin \"outx\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "status GND " "Warning (13410): Pin \"status\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tula\[0\] GND " "Warning (13410): Pin \"tula\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tula\[1\] GND " "Warning (13410): Pin \"tula\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "tula\[2\] GND " "Warning (13410): Pin \"tula\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[1\] GND " "Warning (13410): Pin \"Tx\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[2\] GND " "Warning (13410): Pin \"Tx\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tz\[1\] GND " "Warning (13410): Pin \"Tz\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cpuVERILOG " "Warning: Ignored assignments for entity \"cpuVERILOG\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity cpuVERILOG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity cpuVERILOG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity cpuVERILOG -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity cpuVERILOG -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:06:11 2019 " "Info: Processing ended: Fri Jun 28 14:06:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
