INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anumita Samaddar/cnn_layer_accelerator/cnn_layer_accelerator.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anumita Samaddar/cnn_layer_accelerator/cnn_layer_accelerator.srcs/sources_1/new/convolution_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anumita Samaddar/cnn_layer_accelerator/cnn_layer_accelerator.srcs/sources_1/new/image_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anumita Samaddar/cnn_layer_accelerator/cnn_layer_accelerator.srcs/sources_1/new/single_pixel_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pixel_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anumita Samaddar/cnn_layer_accelerator/cnn_layer_accelerator.srcs/sim_1/new/tb_final_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_final_accelerator
