INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/AXI_image/AXI-Image_ip-workspace/axi/src/myip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/AXI_image/AXI-Image_ip-workspace/axi/src/myip_master_stream_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_image_ip_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/AXI_image/AXI-Image_ip-workspace/axi/src/myip_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/AXI_image/AXI-Image_ip-workspace/axi/src/myip_slave_stream_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_image_ip_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/AXI_image/AXI-Image_ip-workspace/axi/src/skid_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer
