0.7
2020.2
Feb 21 2023
20:21:35
D:/Documents/HCMUT/Year 1/Semester 2/Logic Design - Lab/btl/btl.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Documents/HCMUT/Year 1/Semester 2/Logic Design - Lab/btl/btl.srcs/sim_1/new/tb_PWM_Generator_Verilog.v,1683356251,verilog,,,,tb_PWM_Generator_Verilog,,,,,,,,
D:/Documents/HCMUT/Year 1/Semester 2/Logic Design - Lab/btl/btl.srcs/sources_1/new/PWM_Generator_Verilog.v,1683354348,verilog,,D:/Documents/HCMUT/Year 1/Semester 2/Logic Design - Lab/btl/btl.srcs/sim_1/new/tb_PWM_Generator_Verilog.v,,DFF_PWM;PWM_Generator_Verilog,,,,,,,,
