
---------- Begin Simulation Statistics ----------
final_tick                               13761421433037                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123064                       # Simulator instruction rate (inst/s)
host_mem_usage                               17208448                       # Number of bytes of host memory used
host_op_rate                                   214859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3153.20                       # Real time elapsed on the host
host_tick_rate                               13436798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   388043663                       # Number of instructions simulated
sim_ops                                     677491732                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042369                       # Number of seconds simulated
sim_ticks                                 42368895027                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2270001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          201                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      4540574                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          201                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           40                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1500489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2990664                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          240                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 69                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                37                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    1      3.70%      3.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     59.26%     62.96% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        7     25.93%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      3.70%     92.59% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      7.41%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       476835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       953630                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          718                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     24.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81737                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     72.41%     72.41% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     24.14%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2344280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4709207                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1868784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3816585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2307675                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1092177                       # number of cc regfile writes
system.switch_cpus0.committedInsts           64211269                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             70590546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.981488                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.981488                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        117946121                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        53214191                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  10964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1396                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          407358                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.663283                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            41498259                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           7899526                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26967169                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     19843996                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts           98                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      7911560                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     70655211                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     33598733                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          728                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     84392055                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        183840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     23203132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1658                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     23416803                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         97233258                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             70622461                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534271                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         51948907                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.555060                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              70622916                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        92015503                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        9101935                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.504671                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.504671                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10263001     12.16%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           14      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     20081233     23.79%     35.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       396300      0.47%     36.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     12153291     14.40%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11399630     13.51%     64.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     22199773     26.31%     90.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7899533      9.36%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      84392783                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       76238481                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    145045950                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     61113499                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     61182239                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9587779                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         128806      1.34%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      1541092     16.07%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1286425     13.42%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2156508     22.49%     53.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3916219     40.85%     94.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       558729      5.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      17742081                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    160550987                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      9508962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes      9538080                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          70655211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         84392783                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          669                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       109665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    127222923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.663346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.770555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    108095018     84.97%     84.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2060892      1.62%     86.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2076193      1.63%     88.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1717278      1.35%     89.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      4591645      3.61%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2890974      2.27%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2222336      1.75%     97.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1676491      1.32%     98.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1892096      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    127222923                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.663289                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       672899                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       186330                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     19843996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7911560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       43634240                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               127233887                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         68300419                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        27762528                       # number of cc regfile writes
system.switch_cpus1.committedInsts           45168434                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             77830826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.816876                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.816876                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  17205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1056596                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        18063312                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.975418                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            30821093                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           6422923                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       75091172                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     27994558                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        37883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      7238204                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    141499886                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     24398170                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3181467                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    124106217                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        141435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6082675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1021809                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6347463                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2628                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       577837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       478759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        129627404                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            122617733                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655327                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         84948323                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.963719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             123454406                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       177751377                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       99683534                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.355003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.355003                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        52452      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94628110     74.34%     74.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       128951      0.10%     74.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       326146      0.26%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25471336     20.01%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6680694      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127287689                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2460120                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019327                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2161140     87.85%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        275856     11.21%     99.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        23124      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     129695357                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    384721850                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122617733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    205171382                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         141499886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        127287689                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63669015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       469675                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     67736086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    127216682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.000558                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.205208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     99987274     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4172745      3.28%     81.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2787999      2.19%     84.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1895766      1.49%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      2825990      2.22%     87.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3661421      2.88%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4423277      3.48%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3996759      3.14%     97.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3465451      2.72%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    127216682                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.000423                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2663714                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       879345                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     27994558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7238204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       66854788                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               127233887                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          7562071                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         7612039                       # number of cc regfile writes
system.switch_cpus2.committedInsts           28663903                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             50779576                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.438819                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.438819                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         52483105                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        39825317                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 389911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        20667                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1337507                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.421390                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            14738600                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2474596                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12702639                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     12176653                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        15968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2692031                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     53987656                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     12264004                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        69712                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     53615127                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         21616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      9080991                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         46062                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      9115643                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          504                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        19689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         52348411                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             53187930                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.661709                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         34639415                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.418033                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              53409981                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        39708465                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        9532156                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.225285                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.225285                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       232578      0.43%      0.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14434135     26.89%     27.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult          993      0.00%     27.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     27.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     10744453     20.01%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     47.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        13911      0.03%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     47.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      6421117     11.96%     59.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       711192      1.32%     60.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      6362930     11.85%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1342891      2.50%     75.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       264552      0.49%     75.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10944650     20.39%     95.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2211024      4.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      53684839                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       42643576                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     84950186                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     42012372                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     44331906                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             447160                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008329                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          12000      2.68%      2.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         3085      0.69%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          1020      0.23%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        41806      9.35%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          254      0.06%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       100764     22.53%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     35.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         42946      9.60%     45.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42635      9.53%     54.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       173796     38.87%     93.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28854      6.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      11255845                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    149726053                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11175558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     12864196                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          53968861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         53684839                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3207967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        15425                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1803678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126843976                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.423235                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.538668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    115432512     91.00%     91.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1693960      1.34%     92.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1294618      1.02%     93.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1084915      0.86%     94.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1208077      0.95%     95.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1327682      1.05%     96.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1323833      1.04%     97.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1093850      0.86%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2384529      1.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126843976                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.421938                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1036360                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1126468                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     12176653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2692031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       17406486                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               127233887                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259356168                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245126287                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.508936                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.508936                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58187                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 981142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281332                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989622                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.321503                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144443440                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39860059                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13084373                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112096779                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137645                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589982239                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104583381                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034609                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549841643                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        10988                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900158                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        11029                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46220                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633728883                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547004192                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652251                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413350035                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.299202                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548961955                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796818930                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461881856                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.964885                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.964885                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087829      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403182839     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4091115      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106631466     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542325      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58292      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555876260                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169156                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285983                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116243                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120818                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19469109                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035024                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14325223     73.58%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4197125     21.56%     95.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       894401      4.59%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22792      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29568      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574088384                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258835090                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546887949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701597780                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589982239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555876260                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111691479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646707                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144135812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126252745                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.402885                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.768042                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24315213     19.26%     19.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4017727      3.18%     22.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5450195      4.32%     26.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8827726      6.99%     33.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12307724      9.75%     43.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14222944     11.27%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21668759     17.16%     71.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19422861     15.38%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16019596     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126252745                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.368932                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19248607                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     12024034                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112096779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254189874                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               127233887                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     18113847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18113847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     18825647                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18825647                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1959184                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1959185                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6433478                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6433479                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 161487186403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 161487186403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 161487186403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 161487186403                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     20073031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20073032                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     25259125                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25259126                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.097603                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097603                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.254699                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.254699                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 82425.737656                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82425.695584                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 25101.070743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25101.066842                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     50296320                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1133348                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.378532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2269994                       # number of writebacks
system.cpu0.dcache.writebacks::total          2269994                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1876522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1876522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1876522                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1876522                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        82662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        82662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2270528                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2270528                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9234367389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9234367389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 510531510114                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 510531510114                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004118                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089889                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 111712.363468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111712.363468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 224851.448700                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 224851.448700                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2269994                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     10478178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10478178                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1696532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1696533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 147096895527                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 147096895527                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     12174710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12174711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139349                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 86704.462708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86704.411601                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1689562                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1689562                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         6970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1547960823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1547960823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 222089.070732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222089.070732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7635669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7635669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       262652                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       262652                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  14390290876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14390290876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      7898321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7898321                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.033254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 54788.430608                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54788.430608                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       186960                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       186960                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        75692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        75692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   7686406566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7686406566                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009583                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 101548.467024                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101548.467024                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       711800                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       711800                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      4474294                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      4474294                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      5186094                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      5186094                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862748                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862748                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2187866                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2187866                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 501297142725                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 501297142725                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421872                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421872                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 229126.072038                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 229126.072038                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.892119                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           21096160                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2270506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.291391                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.012057                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.880062                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        204343514                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       204343514                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      5600665                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5600692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      5600665                       # number of overall hits
system.cpu0.icache.overall_hits::total        5600692                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7168158                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7168158                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7168158                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7168158                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5600717                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5600746                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5600717                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5600746                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 137849.192308                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 132743.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 137849.192308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 132743.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      6785208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6785208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      6785208                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6785208                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 138473.632653                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138473.632653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 138473.632653                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138473.632653                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      5600665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5600692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7168158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7168158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5600717                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5600746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 137849.192308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 132743.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      6785208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6785208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 138473.632653                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138473.632653                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.994420                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5600743                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         109818.490196                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.994420                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099598                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44806019                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44806019                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2194872                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2955444                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       687371                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         75685                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        75685                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2194888                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      6811036                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            6811138                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    290592000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           290595264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1372821                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               87860544                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       3643401                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000055                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007427                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             3643200     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 201      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         3643401                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3023826147                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           7.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2268236826                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       893780                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         893780                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       893780                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        893780                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1376741                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1376793                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1376741                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1376793                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      6752574                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 504537526431                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 504544279005                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      6752574                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 504537526431                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 504544279005                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2270521                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2270573                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2270521                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2270573                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606355                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606364                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606355                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606364                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 137807.632653                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 366472.362217                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 366463.425515                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 137807.632653                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 366472.362217                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 366463.425515                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1372821                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1372821                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1376741                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1376790                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1376741                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1376790                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      6736257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 504079077006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 504085813263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      6736257                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 504079077006                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 504085813263                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606355                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606362                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606355                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606362                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 137474.632653                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 366139.366087                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 366131.227902                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 137474.632653                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 366139.366087                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 366131.227902                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1372821                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1926005                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1926005                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1926005                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1926005                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343989                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343989                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343989                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343989                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        34432                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        34432                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        41253                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        41253                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7461642888                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7461642888                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        75685                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        75685                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545062                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545062                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 180875.157879                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 180875.157879                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        41253                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        41253                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7447905639                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7447905639                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545062                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545062                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 180542.157879                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 180542.157879                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       859348                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       859348                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1335488                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1335540                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      6752574                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 497075883543                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 497082636117                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2194836                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2194888                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608468                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608478                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 137807.632653                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 372205.428684                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 372195.992720                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1335488                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1335537                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      6736257                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 496631171367                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 496637907624                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608468                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608476                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 137474.632653                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 371872.432674                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 371863.832768                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4092.406232                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           4540558                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1376917                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.297627                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.946329                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.003109                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.001502                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.068587                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4091.386705                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000231                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000017                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.998874                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          402                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3194                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        74026101                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       74026101                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42368884371                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30940.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30940.numOps                      0                       # Number of Ops committed
system.cpu0.thread30940.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     22558259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22558260                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     22558259                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22558260                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2089436                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2089438                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2089440                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2089442                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 208818322317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 208818322317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 208818322317                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 208818322317                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     24647695                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     24647698                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     24647699                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     24647702                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084772                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 99940.042345                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99939.946683                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 99939.851021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99939.755359                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4133                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   295.214286                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1489555                       # number of writebacks
system.cpu1.dcache.writebacks::total          1489555                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       588449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       588449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       588449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       588449                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1500987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1500987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1500990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1500990                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 108938357928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 108938357928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 108938919366                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 108938919366                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060898                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060898                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060898                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 72577.815749                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72577.815749                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 72578.044734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72578.044734                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1489555                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     18433825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18433826                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1897657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1897657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 206541420831                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 206541420831                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20331482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20331483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 108840.228150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108840.228150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       588404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       588404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1309253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1309253                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 106725420414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 106725420414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064395                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064395                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 81516.269517                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81516.269517                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4124434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4124434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       191779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       191781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2276901486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2276901486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      4316213                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4316215                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044433                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11872.527680                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11872.403867                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       191734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       191734                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2212937514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2212937514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11541.706291                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11541.706291                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       561438                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       561438                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.750000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       187146                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       187146                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.693996                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24067296                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1490067                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.151821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052543671                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001944                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.692051                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999402                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        198671683                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       198671683                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     19294380                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19294393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     19294380                       # number of overall hits
system.cpu1.icache.overall_hits::total       19294393                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          115                       # number of overall misses
system.cpu1.icache.overall_misses::total          117                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13372947                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13372947                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13372947                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13372947                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     19294495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19294510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     19294495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19294510                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.133333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.133333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 116286.495652                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114298.692308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 116286.495652                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114298.692308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     10701954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10701954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     10701954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10701954                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 133774.425000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133774.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 133774.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133774.425000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     19294380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19294393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13372947                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13372947                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     19294495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19294510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 116286.495652                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114298.692308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     10701954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10701954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 133774.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133774.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.129509                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19294475                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         235298.475610                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.129509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.152597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156503                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154356162                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154356162                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1309336                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       972085                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1182286                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        10960                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        10960                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        180813                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       180813                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1309336                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4491609                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4491773                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    190695808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           190701056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       664816                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               42548224                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2165925                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000176                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014604                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2165583     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 302      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  40      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2165925                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1987933410                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1492224615                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       821323                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         821323                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       821323                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        821323                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       668742                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       668826                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       668742                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       668826                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     10646676                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 104663893005                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 104674539681                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     10646676                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 104663893005                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 104674539681                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1490065                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1490149                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1490065                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1490149                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.448801                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.448832                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.448801                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.448832                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 133083.450000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 156508.628148                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 156504.890182                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 133083.450000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 156508.628148                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 156504.890182                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       664816                       # number of writebacks
system.cpu1.l2cache.writebacks::total          664816                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       668742                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       668822                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       668742                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       668822                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     10620036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 104441201919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 104451821955                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     10620036                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 104441201919                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 104451821955                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.448801                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.448829                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.448801                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.448829                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132750.450000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 156175.628148                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 156172.826185                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132750.450000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 156175.628148                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 156172.826185                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               664816                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       823071                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       823071                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       823071                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       823071                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       666448                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       666448                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       666448                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       666448                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        10960                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        10960                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        10960                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        10960                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        92830                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        92830                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        87981                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        87983                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1675723932                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1675723932                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       180811                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       180813                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.486591                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.486597                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19046.429706                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19045.996749                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        87981                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        87981                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1646426259                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1646426259                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.486591                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.486586                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18713.429706                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18713.429706                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       728493                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       728493                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       580761                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       580843                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10646676                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 102988169073                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 102998815749                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1309254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1309336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.443582                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.443616                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 133083.450000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 177333.135443                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 177326.430290                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       580761                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       580841                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10620036                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 102794775660                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 102805395696                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.443582                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443615                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 132750.450000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 177000.135443                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 176994.040875                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4075.371995                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2990628                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          668912                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.470884                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.349592                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.025283                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.028147                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.539736                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4074.429237                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000085                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000132                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.994734                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.994964                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          844                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3119                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        48518960                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       48518960                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42368884371                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30940.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30940.numOps                      0                       # Number of Ops committed
system.cpu1.thread30940.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     12708319                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12708319                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     12819323                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12819323                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1459315                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1459319                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1507263                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1507267                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 303077163440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 303077163440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 303077163440                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 303077163440                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     14167634                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14167638                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     14326586                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14326590                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.103003                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.103004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.105207                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.105208                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 207684.539280                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 207683.970016                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 201077.823472                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 201077.289850                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2049347                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       343492                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18446                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            414                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   111.099805                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   829.690821                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       475613                       # number of writebacks
system.cpu2.dcache.writebacks::total           475613                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1015774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1015774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1015774                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1015774                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       443541                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       443541                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       477187                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       477187                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  85604528099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  85604528099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  97458140288                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  97458140288                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.031307                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.031307                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033308                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033308                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 193002.514083                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 193002.514083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 204234.692663                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 204234.692663                       # average overall mshr miss latency
system.cpu2.dcache.replacements                475613                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     10845849                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10845849                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1403294                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1403298                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 297262330776                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 297262330776                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     12249143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12249147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.114563                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.114563                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 211831.826243                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 211831.222432                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1015771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1015771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       387523                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387523                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  79809265179                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  79809265179                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031637                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 205947.170049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 205947.170049                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      1862470                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1862470                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        56021                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        56021                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5814832664                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5814832664                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      1918491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1918491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.029201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.029201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 103797.373556                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103797.373556                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        56018                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        56018                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5795262920                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5795262920                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.029199                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029199                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 103453.584919                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103453.584919                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       111004                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       111004                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47948                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47948                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158952                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158952                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301651                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33646                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33646                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  11853612189                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  11853612189                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211674                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211674                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 352303.756435                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 352303.756435                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.655437                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           13296512                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           476125                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.926515                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540341                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005247                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.650190                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999317                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        115088845                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       115088845                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           14                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      3587174                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3587188                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           14                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      3587174                       # number of overall hits
system.cpu2.icache.overall_hits::total        3587188                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           866                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          863                       # number of overall misses
system.cpu2.icache.overall_misses::total          866                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    260742996                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    260742996                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    260742996                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    260742996                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      3588037                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3588054                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      3588037                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3588054                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.176471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000241                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.176471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000241                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 302135.568946                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 301088.909931                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 302135.568946                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 301088.909931                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          158                       # number of writebacks
system.cpu2.icache.writebacks::total              158                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          198                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          198                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          665                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          665                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    202858605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    202858605                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    202858605                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    202858605                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 305050.533835                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 305050.533835                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 305050.533835                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 305050.533835                       # average overall mshr miss latency
system.cpu2.icache.replacements                   158                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           14                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      3587174                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3587188                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          866                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    260742996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    260742996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      3588037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3588054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 302135.568946                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 301088.909931                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          198                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          665                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    202858605                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    202858605                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 305050.533835                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 305050.533835                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          279.162101                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3587856                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              668                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5371.041916                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.983128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   276.178973                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005826                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.539412                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.545238                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28705100                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28705100                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         421839                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       201234                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       543400                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1064                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1064                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         54954                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        54954                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       421841                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1494                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1429993                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1431487                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        52864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     60911232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            60964096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       268863                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               17207232                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        746722                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000967                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.031080                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              746000     99.90%     99.90% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 722      0.10%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          746722                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       634419945                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         664667                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      475999191                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       204088                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         204088                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       204088                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        204088                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          665                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       272035                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       272707                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          665                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       272035                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       272707                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    202390740                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  96267672297                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  96470063037                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    202390740                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  96267672297                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  96470063037                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          665                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       476123                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       476795                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          665                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       476123                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       476795                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.571354                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.571959                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.571354                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.571959                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 304346.977444                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 353879.729803                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 353749.859875                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 304346.977444                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 353879.729803                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 353749.859875                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       268863                       # number of writebacks
system.cpu2.l2cache.writebacks::total          268863                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          665                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       272035                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       272700                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          665                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       272035                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       272700                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    202169295                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  96177085308                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  96379254603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    202169295                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  96177085308                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  96379254603                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.571354                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.571944                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.571354                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.571944                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 304013.977444                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 353546.732251                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 353425.942805                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 304013.977444                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 353546.732251                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 353425.942805                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               268863                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       142876                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       142876                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       142876                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       142876                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       332891                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       332891                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       332891                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       332891                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1064                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1064                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1064                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1064                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        37253                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        37253                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17701                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17701                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5614122258                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5614122258                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        54954                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        54954                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.322106                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.322106                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 317164.129597                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 317164.129597                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17701                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17701                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5608227825                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5608227825                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.322106                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.322106                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 316831.129597                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 316831.129597                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       166835                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       166835                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          665                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       254334                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       255006                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    202390740                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  90653550039                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  90855940779                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          665                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       421169                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       421841                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.603876                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.604507                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 304346.977444                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 356435.042263                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 356289.423696                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          665                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       254334                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       254999                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    202169295                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  90568857483                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  90771026778                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.603876                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.604491                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 304013.977444                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 356102.044882                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 355966.206840                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4079.035514                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            953624                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          272959                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.493653                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.547896                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.023775                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.981961                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     6.671639                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4066.810244                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001110                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000006                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000240                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001629                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992874                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.995858                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          581                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3469                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        15530975                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       15530975                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42368884371                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385016                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385020                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130097636                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130097640                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          485                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           488                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          570                       # number of overall misses
system.cpu3.dcache.overall_misses::total          574                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    132608925                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    132608925                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    132608925                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    132608925                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385501                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385508                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130098206                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130098214                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.428571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 273420.463918                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 271739.600410                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 232647.236842                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 231026.001742                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          233                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          233                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          311                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     69666264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     69666264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     84830418                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     84830418                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 276453.428571                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 276453.428571                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 272766.617363                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 272766.617363                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80313566                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80313569                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          385                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    107096130                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    107096130                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80313951                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80313957                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 278171.766234                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 276020.953608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          232                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     44188767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     44188767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 288815.470588                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 288815.470588                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     25512795                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     25512795                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 255127.950000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 255127.950000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     25477497                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     25477497                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 257348.454545                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 257348.454545                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712620                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712620                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           85                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12712705                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12712706                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000007                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000007                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     15164154                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     15164154                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 257019.559322                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 257019.559322                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          303.827706                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130097955                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              315                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         413009.380952                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   299.827706                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.585601                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.593413                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040786027                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040786027                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45320848                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45320864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45320848                       # number of overall hits
system.cpu3.icache.overall_hits::total       45320864                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44306                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44308                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44306                       # number of overall misses
system.cpu3.icache.overall_misses::total        44308                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    847462023                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    847462023                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    847462023                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    847462023                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365154                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45365172                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365154                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45365172                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000977                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000977                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000977                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000977                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 19127.477610                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19126.614223                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 19127.477610                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19126.614223                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40455                       # number of writebacks
system.cpu3.icache.writebacks::total            40455                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3341                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3341                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3341                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3341                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40965                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40965                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40965                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40965                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    633286413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    633286413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    633286413                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    633286413                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 15459.206957                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15459.206957                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 15459.206957                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15459.206957                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40455                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45320848                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45320864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44306                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44308                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    847462023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    847462023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365154                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45365172                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000977                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000977                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 19127.477610                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19126.614223                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3341                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3341                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40965                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40965                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    633286413                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    633286413                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 15459.206957                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15459.206957                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.185685                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45361831                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40967                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.277345                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.082405                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.103281                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000161                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.974811                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.974972                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362962343                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362962343                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41183                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40455                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41183                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122389                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          630                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123019                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5231168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41282                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008525                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41279     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41282                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54159453                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40924035                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         310689                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39548                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39550                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39548                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39550                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1732                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1732                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    457151058                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     84607308                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    541758366                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    457151058                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     84607308                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    541758366                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40965                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          311                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41282                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40965                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          311                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41282                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034591                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041955                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034591                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041955                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 322618.954128                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 273810.058252                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 312793.513857                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 322618.954128                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 273810.058252                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 312793.513857                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1726                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1726                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    456679197                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     84504411                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    541183608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    456679197                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     84504411                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    541183608                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034591                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041810                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034591                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041810                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 322285.954128                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 273477.058252                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 313547.860950                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 322285.954128                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 273477.058252                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 313547.860950                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40452                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40452                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40452                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40452                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     25411563                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     25411563                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 256682.454545                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 256682.454545                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     25378596                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     25378596                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 256349.454545                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 256349.454545                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39548                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39550                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          210                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1633                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    457151058                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     59195745                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    516346803                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40965                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034591                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990566                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039652                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 322618.954128                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 281884.500000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 316195.225352                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          210                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1627                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    456679197                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     59125815                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    515805012                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034591                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990566                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039507                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 322285.954128                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 281551.500000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 317028.280270                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1647.869725                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81734                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1732                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.190531                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1343.997954                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   297.871772                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328125                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072723                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402312                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1731                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.422852                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309476                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309476                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42368884371                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2173004                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2288741                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1068568                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            816767                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             147036                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            147036                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2173022                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4126190                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2002266                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       813557                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3464                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6945477                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    175961408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     85340160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     34614400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                296026816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1868697                       # Total snoops (count)
system.l3bus.snoopTraffic                    67323520                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            4233662                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  4233662    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              4233662                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2361078023                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           919297979                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           445439436                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           182104908                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1151840                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data            7                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       369758                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2454                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              372219                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data            7                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       369758                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2454                       # number of overall hits
system.l3cache.overall_hits::total             372219                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1376734                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       298984                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          665                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       269581                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1947839                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1376734                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       298984                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          665                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       269581                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.l3cache.overall_misses::total          1947839                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      6540453                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 498387207933                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     10299357                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  96508591448                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    199448000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  95010903567                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    450955255                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     83255328                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 690657201341                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      6540453                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 498387207933                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     10299357                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  96508591448                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    199448000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  95010903567                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    450955255                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     83255328                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 690657201341                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1376741                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       668742                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          665                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       272035                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1417                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          309                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2320058                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1376741                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       668742                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          665                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       272035                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1417                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          309                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2320058                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.999995                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.447084                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.990979                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.839565                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.999995                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.447084                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.990979                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.839565                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 133478.632653                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 362006.900340                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 128741.962500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 322788.481818                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 299921.804511                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 352439.168810                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 318246.474947                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 269434.718447                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 354576.123253                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 133478.632653                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 362006.900340                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 128741.962500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 322788.481818                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 299921.804511                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 352439.168810                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 318246.474947                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 269434.718447                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 354576.123253                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1051930                       # number of writebacks
system.l3cache.writebacks::total              1051930                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1376734                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       298984                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          665                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       269581                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1947819                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1376734                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       298984                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          665                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       269581                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1947819                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      6214113                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 489218266053                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      9766557                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  94517358008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    195019100                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  93215507427                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    441518035                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     81197388                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 677684846681                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      6214113                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 489218266053                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      9766557                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  94517358008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    195019100                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  93215507427                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    441518035                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     81197388                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 677684846681                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999995                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.447084                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.990979                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.839556                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999995                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.447084                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.990979                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.839556                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 126818.632653                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 355346.977741                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 122081.962500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 316128.481818                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 293261.804511                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 345779.218220                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 311586.474947                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 262774.718447                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 347919.825549                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 126818.632653                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 355346.977741                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 122081.962500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 316128.481818                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 293261.804511                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 345779.218220                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 311586.474947                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 262774.718447                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 347919.825549                       # average overall mshr miss latency
system.l3cache.replacements                   1868697                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1236811                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1236811                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1236811                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1236811                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1068568                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1068568                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1068568                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1068568                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data        87806                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          293                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            88099                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        41253                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          175                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17408                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          58937                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7281718147                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     47427192                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5531344479                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     24978663                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  12885468481                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        41253                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        87981                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17701                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       147036                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001989                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983447                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.400834                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 176513.663176                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 271012.525714                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 317747.270163                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 252309.727273                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 218631.224545                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        41253                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          175                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17408                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        58935                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7006973167                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     46261692                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5415407199                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     24319323                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  12492961381                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001989                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983447                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.400820                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 169853.663176                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 264352.525714                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 311087.270163                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 245649.727273                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 211978.643947                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data            7                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       281952                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2161                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       284120                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1335481                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       298809                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          665                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       252173                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          210                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1888902                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      6540453                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 491105489786                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     10299357                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  96461164256                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    199448000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  89479559088                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    450955255                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     58276665                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 677771732860                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1335488                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       580761                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          665                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       254334                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1417                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          210                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2173022                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999995                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.514513                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.991503                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.869251                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 133478.632653                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 367736.785313                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 128741.962500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 322818.804842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 299921.804511                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 354834.019058                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 318246.474947                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 277507.928571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 358817.838543                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1335481                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       298809                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          665                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       252173                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          210                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1888884                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      6214113                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 482211292886                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9766557                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  94471096316                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    195019100                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  87800100228                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    441518035                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     56878065                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 665191885300                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999995                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.514513                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.991503                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.869243                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 126818.632653                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 361076.865104                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 122081.962500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 316158.804842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 293261.804511                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 348174.071879                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 311586.474947                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 270847.928571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 352161.321341                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64074.231517                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2677598                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2305379                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.161457                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719114383769                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64074.231517                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.977695                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.977695                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64463                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          564                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4879                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        42004                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        17016                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.983627                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             76312371                       # Number of tag accesses
system.l3cache.tags.data_accesses            76312371                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1051930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1376734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    298984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    269580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000116510142                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2269087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1009796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1947819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1051930                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1947819                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1051930                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      15.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      85.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        49                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1947819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1051930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   66425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   81354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   85827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   91937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   97251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  105080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  113519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 122703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 127844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 128672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 125930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 119057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 109165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  98236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  78328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  65569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  52009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  34479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  22680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  14352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   8243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   4617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   3126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   2022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                   1032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  15566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  22216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  29338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  32750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  35893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  36820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  21343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  18599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  16591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  14963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  13882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  12651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  11690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  11038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  10446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   9903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   9441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   9268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   9159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   9203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   9124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   9332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   9701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   9950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  11600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  12875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  13954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  15720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  17564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  19657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  21515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  23646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  25583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 27384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 28707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 29853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 30232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 30354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 30186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 28881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 28469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 14944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 10600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    74                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        65737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.630193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.211795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    234.719005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        65736    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65737                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.060031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            65692     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               124660416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67323520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2942.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1588.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42368545377                       # Total gap between requests
system.mem_ctrls.avgGap                      14124.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     88109952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     19134976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     17252992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     67320128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74016.563283077179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2079590509.590846061707                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 120843.368625432136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 451627921.563827514648                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1004510.501698904671                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 407208920.341334342957                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2140438.166777967010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 466757.511315731623                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1588904500.745171070099                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1376734                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       298984                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       269581                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1051930                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4377556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 437442349819                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      6768715                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  83279020066                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    170028380                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  83083234116                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    388309617                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     69609814                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3562707690206                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     89337.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    317739.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     84608.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    278540.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    255681.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    308193.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    274036.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    225274.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3386829.63                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1547000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10713                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   113240                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 192515                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           11                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            6                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            7                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     88109952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     19134976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     17253056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     124660544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     67323520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     67323520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1376718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       298984                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       269579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1947821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1051930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1051930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2079590510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       120843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    451627922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1004511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    407210431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2140438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       466758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2942265639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       120843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1004511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2140438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3353403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1588984559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1588984559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1588984559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2079590510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       120843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    451627922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1004511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    407210431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2140438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       466758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4531250198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1947800                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1051877                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        57894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        60554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        66582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        61088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        57053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        57011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        64073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        63059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        63002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        57023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        58031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        66228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        60497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        59806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        57723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        62486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        63954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        61740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        57295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        57216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        67401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        61213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        61902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        58244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        59104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        65217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        60663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        57969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        57814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        64559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        59370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        62029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        31695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        32692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        37211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        32849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        28902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        34263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        32475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        30647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        32951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        36271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        32227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        30617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        32677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        35633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        32025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        30598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        33420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        35765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        32558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        31313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        32023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        31901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        36426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        31248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        29425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        33537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        34218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        34012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        31492                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            570372780483                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6490069600                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       604443698083                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               292829.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          310321.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1255342                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             197264                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           18.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1547054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.091627                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.505491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.733609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1099538     71.07%     71.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       296606     19.17%     90.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        61139      3.95%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        27120      1.75%     95.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16050      1.04%     96.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11082      0.72%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8299      0.54%     98.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6288      0.41%     98.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20932      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1547054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             124659200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           67320128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2942.233918                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1588.904501                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               15.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4824927656.640042                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    6414608973.662416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   8193063863.039992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3953467980.000026                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15104772269.358219                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35716803053.803299                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 214940869.248015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  74422584665.755219                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1756.538249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3816050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38552761444                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1888884                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1051930                       # Transaction distribution
system.membus.trans_dist::CleanEvict           816767                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58937                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58937                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1888902                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      5764357                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      5764357                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5764357                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    191984064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    191984064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               191984064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1947839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1947839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1947839                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2672122114                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3564949980                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         408565                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       408551                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1397                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       142991                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         142987                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.997203                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        65062                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1396                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    127213735                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.554897                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.839759                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    111717200     87.82%     87.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4425087      3.48%     91.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1887438      1.48%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1213829      0.95%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       755098      0.59%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       368538      0.29%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       337303      0.27%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       211740      0.17%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      6297502      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    127213735                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     64211269                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      70590546                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           27702161                       # Number of memory references committed
system.switch_cpus0.commit.loads             19803828                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            407292                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          61107005                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           31885202                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     10259649     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     20079219     28.44%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       396300      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     12153217     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      5300500      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     14503328     20.55%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7898333     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     70590546                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      6297502                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1196804                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    117058330                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          6385428                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2580629                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1658                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       141792                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      70665333                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           19842642                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            7899526                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                21072                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  457                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         8406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              64348961                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             408565                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       142994                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            127212858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           3318                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          5600717                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    127222923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.556027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.866767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       115392852     90.70%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          674959      0.53%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          484608      0.38%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          711824      0.56%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1284793      1.01%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1603835      1.26%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          955859      0.75%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          847319      0.67%     95.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5266874      4.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    127222923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.003211                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.505753                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5600717                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2481803                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          40138                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         13216                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1131320                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42368895027                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1658                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2314320                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       50837485                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          7803739                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     66265647                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      70658440                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6878848                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      52831620                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11277932                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     63431650                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          214714140                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        64534955                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        117978291                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     63374697                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           56858                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         13661394                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               191571841                       # The number of ROB reads
system.switch_cpus0.rob.writes              141320510                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         64211269                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           70590546                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       25809349                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     17132210                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1019602                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9021439                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9008564                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.857284                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        3576215                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3361845                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3325822                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        36023                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         7409                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     63672683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1019567                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    118232550                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.658286                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.898910                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     99452712     84.12%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5276062      4.46%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2284381      1.93%     90.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2413464      2.04%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1539881      1.30%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       689723      0.58%     94.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       380599      0.32%     94.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       711947      0.60%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      5483781      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    118232550                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     45168434                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      77830826                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           19791535                       # Number of memory references committed
system.switch_cpus1.commit.loads             15475322                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11636827                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           77738594                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1499845                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        47399      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     57578263     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        99714      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       313915      0.40%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15475322     19.88%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4316213      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     77830826                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      5483781                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3213540                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     99150405                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20951095                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2879825                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1021809                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      8385968                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     156808513                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           24398125                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            6422923                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               275168                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                50308                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       846416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              97263957                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           25809349                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15910601                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            125348422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2043688                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         19294495                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           67                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    127216682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.324617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.623414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        96112493     75.55%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2500735      1.97%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2205959      1.73%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         3910137      3.07%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3850006      3.03%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2182520      1.72%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2092457      1.64%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3895990      3.06%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        10466385      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    127216682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.202850                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.764450                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           19294495                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4066277                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       12519224                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        72780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2628                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       2921987                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          340                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42368895027                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1021809                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         4500541                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       85389913                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22208280                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14096126                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     151405387                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       587207                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5817514                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11530625                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        113044                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    157993529                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          404668317                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       226048220                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     82024207                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        75969255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8203605                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               254252278                       # The number of ROB reads
system.switch_cpus1.rob.writes              292044323                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         45168434                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           77830826                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1405524                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1374258                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        20361                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1294017                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1292213                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.860589                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26092                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2293                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1789                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          504                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2677794                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20579                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126486428                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.401463                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.659940                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    117816563     93.15%     93.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      1408238      1.11%     94.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       573873      0.45%     94.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       536094      0.42%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       318945      0.25%     95.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       217416      0.17%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       254875      0.20%     95.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       160192      0.13%     95.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      5200232      4.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126486428                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     28663903                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      50779576                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           13304906                       # Number of memory references committed
system.switch_cpus2.commit.loads             11388040                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1260524                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          40781110                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           22057107                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        23081      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     13627191     26.84%     26.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult          988      0.00%     26.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     26.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     10459433     20.60%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.48% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        13848      0.03%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     47.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      6392600     12.59%     60.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       710047      1.40%     61.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      6247069     12.30%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1139298      2.24%     76.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        75181      0.15%     76.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     10248742     20.18%     96.37% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      1841685      3.63%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     50779576                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      5200232                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          661398                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    118457099                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          6477743                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1201665                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         46062                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1277589                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      54620883                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          931                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           12428605                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2476224                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                23403                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  349                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        91576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              31403676                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1405524                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1320094                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126703185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          92514                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          414                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2544                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          3588037                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126843976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.442978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.725213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       117831936     92.90%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          469870      0.37%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          592836      0.47%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          775509      0.61%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          691092      0.54%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          341538      0.27%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          445079      0.35%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          504491      0.40%     95.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5191625      4.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126843976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.011047                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.246818                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            3588456                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  449                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              20433                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         788580                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          504                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        775163                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18771                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42368895027                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         46062                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1152789                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       32421325                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          7136293                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     86087498                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      54212134                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4678913                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       9098624                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      71680553                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      13421915                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     57575753                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          118824960                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        40187694                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         53376202                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     54655955                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         2919682                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6598765                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               174417838                       # The number of ROB reads
system.switch_cpus2.rob.writes              107272412                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         28663903                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           50779576                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61405540                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51880412                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969353                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35762803                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35655216                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.699165                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212190                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       175366                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164748                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        10618                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          118                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111691510                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862519                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111276397                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298222                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231620                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18762724     16.86%     16.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17230783     15.48%     32.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5627275      5.06%     37.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11948497     10.74%     48.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3985182      3.58%     51.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930273      5.33%     57.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4710281      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4544977      4.08%     65.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38536405     34.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111276397                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290682                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129191                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057745                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560199                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927659                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981739     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980940      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000761     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014294      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290682                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38536405                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9677304                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22187086                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84030321                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8457870                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900158                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34294356                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109350                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622481215                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444324                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584077                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860167                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2215683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338867603                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61405540                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36032154                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122030070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4013984                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365154                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126252745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.142508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.087304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17935390     14.21%     14.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8697277      6.89%     21.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749531      3.76%     24.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10900818      8.63%     33.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913711      5.48%     38.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767361      6.15%     45.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876582      5.45%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8690795      6.88%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53721280     42.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126252745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.482619                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.663344                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365154                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761421433037                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11557315                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25039015                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46220                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8066199                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42368895027                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900158                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13646202                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13129152                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88250680                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9326547                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610819863                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41331                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2453247                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5045373                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         61731                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788663202                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499432911                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905482688                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59272                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822803                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171840258                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29216528                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662722184                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194973578                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290682                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
