;redcode
;assert 1
	SPL 0, 2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	DAT #21, #1
	SLT 121, 0
	SPL @12, #0
	JMZ 12, <10
	SUB @600, @80
	MOV 121, 0
	SPL @72, #206
	SUB #12, @0
	SUB @-127, 100
	SUB -207, <-120
	ADD 12, @610
	MOV -7, <-20
	SLT 121, 1
	MOV 12, @10
	SUB 1, <-81
	SPL @12, #0
	JMZ -7, @-20
	SUB #12, @0
	SLT 1, <7
	MOV -7, <-20
	JMZ 0, <2
	JMZ 0, <2
	SUB #12, @0
	SUB 121, 106
	ADD 12, @610
	SUB #72, @206
	MOV 12, @10
	MOV -7, <-20
	SUB @-127, 100
	SLT 121, 0
	MOV -1, <-800
	SUB #12, @2
	MOV 12, @10
	SUB #12, @2
	SPL -700, -602
	MOV -7, <-20
	SUB -207, <-120
	SUB #12, @0
	SUB #72, @206
	CMP 12, 72
	SPL 0, 90
	SLT 121, 0
	ADD 210, 60
	MOV -7, <-20
	JMN @127, 106
	SUB #72, @206
	DJN -1, @-20
	SUB #72, @206
