$date
	Sat Oct 22 18:51:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#847666
b10010 &
b10010 %
1$
b10010 !
1"
#847667
0"
#847670
b1001 &
b1001 %
#847674
b11100 &
b11100 %
#847678
b1110 &
b1110 %
#847682
b111 &
b111 %
#847686
b10110 &
b10110 %
#847690
b1011 &
b1011 %
#847694
b100010 &
b100010 %
#847698
b10001 &
b10001 %
#847702
b110100 &
b110100 %
#847706
b11010 &
b11010 %
#847710
b1101 &
b1101 %
#847714
b101000 &
b101000 %
#847718
b10100 &
b10100 %
#847722
b1010 &
b1010 %
#847726
b101 &
b101 %
#847730
b10000 &
b10000 %
#847734
b1000 &
b1000 %
#847738
b100 &
b100 %
#847742
b10 &
b10 %
#847746
b1 &
b1 %
1#
#847750
b0 &
0#
b0 %
0$
#1799503
b110 !
1"
#1799506
b110 &
b110 %
1$
#1799507
0"
#1799510
b11 &
b11 %
#1799514
b1010 &
b1010 %
#1799518
b101 &
b101 %
#1799522
b10000 &
b10000 %
#1799526
b1000 &
b1000 %
#1799530
b100 &
b100 %
#1799534
b10 &
b10 %
#1799538
b1 &
b1 %
1#
#1799542
b0 &
0#
b0 %
0$
#2836745
b1100 !
1"
#2836746
b1100 &
b1100 %
1$
#2836747
0"
#2836750
b110 &
b110 %
#2836754
b11 &
b11 %
#2836758
b1010 &
b1010 %
#2836762
b101 &
b101 %
#2836766
b10000 &
b10000 %
#2836770
b1000 &
b1000 %
#2836774
b100 &
b100 %
#2836778
b10 &
b10 %
#2836782
b1 &
1#
b1 %
#2836786
b0 &
b0 %
0#
0$
#4500012
