\section{U\+S\+A\+RT}
\label{group__USART}\index{U\+S\+A\+RT@{U\+S\+A\+RT}}


U\+S\+A\+RT driver modules.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ U\+S\+A\+R\+T\+\_\+\+Exported\+\_\+\+Constants}
\item 
\textbf{ U\+S\+A\+R\+T\+\_\+\+Private\+\_\+\+Functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT Clock Init Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define \textbf{ C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define \textbf{ C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)(\textbf{ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \textbf{ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))
\item 
\#define \textbf{ I\+T\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)0x001\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+De\+Init} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx})
\begin{DoxyCompactList}\small\item\em Deinitializes the U\+S\+A\+R\+Tx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Init} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Init\+Struct . \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Struct\+Init} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the U\+S\+A\+R\+Tx peripheral Clock according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct . \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Prescaler)
\begin{DoxyCompactList}\small\item\em Sets the system clock prescaler. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s 8x oversampling mode. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s one bit sampling method. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Send\+Data} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits single data through the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ U\+S\+A\+R\+T\+\_\+\+Receive\+Data} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx})
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the U\+S\+A\+R\+Tx peripheral. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Set\+Address} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Address)
\begin{DoxyCompactList}\small\item\em Sets the address of the U\+S\+A\+RT node. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Wake\+Up)
\begin{DoxyCompactList}\small\item\em Selects the U\+S\+A\+RT Wake\+Up method. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Determines if the U\+S\+A\+RT is in mute mode or not. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length)
\begin{DoxyCompactList}\small\item\em Sets the U\+S\+A\+RT L\+IN Break detection length. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s L\+IN mode. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Send\+Break} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx})
\begin{DoxyCompactList}\small\item\em Transmits break characters. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Half Duplex communication. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Smart Card mode. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables N\+A\+CK transmission. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint8\+\_\+t U\+S\+A\+R\+T\+\_\+\+Guard\+Time)
\begin{DoxyCompactList}\small\item\em Sets the specified U\+S\+A\+RT guard time. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the U\+S\+A\+RT\textquotesingle{}s D\+MA interface. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+I\+T\+Config} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified U\+S\+A\+RT interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Clear\+Flag} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$\textbf{ U\+S\+A\+R\+Tx}, uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the U\+S\+A\+R\+Tx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT driver modules. 



\subsection{Macro Definition Documentation}
\mbox{\label{group__USART_ga8d425258898b4af4ebc820f52635fad8}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}
((uint16\_t)(USART_CR1_M | USART_CR1_PCE | \(\backslash\)
                                              USART_CR1_PS | USART_CR1_TE | \(\backslash\)
                                              USART_CR1_RE))
\end{DoxyCode}
$<$ U\+S\+A\+RT C\+R1 register clear Mask (($\sim$(uint16\+\_\+t)0x\+E9\+F3)) U\+S\+A\+RT C\+R2 register clock bits clear Mask (($\sim$(uint16\+\_\+t)0x\+F0\+FF)) 

Definition at line \textbf{ 101} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.

\mbox{\label{group__USART_ga7834b3d9be4875de242f87c12fd79f02}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+R2\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}

{\bfseries Value\+:}
\begin{DoxyCode}
((uint16\_t)(USART_CR2_CLKEN | USART_CR2_CPOL | \(\backslash\)
                                              USART_CR2_CPHA | USART_CR2_LBCL))
\end{DoxyCode}
U\+S\+A\+RT C\+R3 register clear Mask (($\sim$(uint16\+\_\+t)0x\+F\+C\+FF)) 

Definition at line \textbf{ 106} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.

\mbox{\label{group__USART_ga5c882571db73abc5d1837368a1cb0a64}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}}
\index{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK@{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+R3\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK~((uint16\+\_\+t)(\textbf{ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE} $\vert$ \textbf{ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}))}

U\+S\+A\+RT Interrupts mask 

Definition at line \textbf{ 110} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.

\mbox{\label{group__USART_gacde7fc0e46b3a5fc7e2002b2915884d5}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!I\+T\+\_\+\+M\+A\+SK@{I\+T\+\_\+\+M\+A\+SK}}
\index{I\+T\+\_\+\+M\+A\+SK@{I\+T\+\_\+\+M\+A\+SK}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{I\+T\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define I\+T\+\_\+\+M\+A\+SK~((uint16\+\_\+t)0x001\+F)}



Definition at line \textbf{ 113} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



\subsection{Function Documentation}
\mbox{\label{group__USART_gad962e148fc466ae1b45b288f6c91d966}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clear\+Flag@{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag}}
\index{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag@{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Clear\+Flag()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Clears the U\+S\+A\+R\+Tx\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+F\+L\+AG} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5). \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag. \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag. \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), O\+RE (Over\+Run error) and I\+D\+LE (Idle line detected) flags are cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status()}{p.}{group__USART__Group9_ga144630722defc9e312f0ad280b68e9da}) followed by a read operation to U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}{p.}{group__USART__Group2_gac67a91845b0b1d54d31bdfb1c5e9867c}). 

R\+X\+NE flag can be also cleared by a read to the U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}{p.}{group__USART__Group2_gac67a91845b0b1d54d31bdfb1c5e9867c}). 

TC flag can be also cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status()}{p.}{group__USART__Group9_ga144630722defc9e312f0ad280b68e9da}) followed by a write operation to U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}{p.}{group__USART__Group2_ga0b43d42da9540f446d494bf69823c6fb}). 

T\+XE flag is cleared only by a write to the U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}{p.}{group__USART__Group2_ga0b43d42da9540f446d494bf69823c6fb}).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1321} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
01322 \{
01323   \textcolor{comment}{/* Check the parameters */}
01324   assert_param(IS_USART_ALL_PERIPH(USARTx));
01325   assert_param(IS_USART_CLEAR_FLAG(USART\_FLAG));
01326 
01327   \textcolor{comment}{/* The CTS flag is not available for UART4 and UART5 */}
01328   \textcolor{keywordflow}{if} ((USART\_FLAG & USART_FLAG_CTS) == USART\_FLAG\_CTS)
01329   \{
01330     assert_param(IS_USART_1236_PERIPH(USARTx));
01331   \} 
01332        
01333   USARTx->SR = (uint16\_t)~USART\_FLAG;
01334 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga1fc25d0338695063be5e50156955d9bc}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit@{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit}}
\index{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit@{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Clear\+I\+T\+Pending\+Bit (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the U\+S\+A\+R\+Tx\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt. \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt.\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
PE (Parity error), FE (Framing error), NE (Noise error), O\+RE (Over\+Run error) and I\+D\+LE (Idle line detected) pending bits are cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status()}{p.}{group__USART__Group9_ga93d8f031241bcdbe938d091a85295445}) followed by a read operation to U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}{p.}{group__USART__Group2_gac67a91845b0b1d54d31bdfb1c5e9867c}). 

R\+X\+NE pending bit can be also cleared by a read to the U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}{p.}{group__USART__Group2_gac67a91845b0b1d54d31bdfb1c5e9867c}). 

TC pending bit can be also cleared by software sequence\+: a read operation to U\+S\+A\+R\+T\+\_\+\+SR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status()}{p.}{group__USART__Group9_ga93d8f031241bcdbe938d091a85295445}) followed by a write operation to U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}{p.}{group__USART__Group2_ga0b43d42da9540f446d494bf69823c6fb}). 

T\+XE pending bit is cleared only by a write to the U\+S\+A\+R\+T\+\_\+\+DR register (\doxyref{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}{p.}{group__USART__Group2_ga0b43d42da9540f446d494bf69823c6fb}).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1429} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



Referenced by \textbf{ main()}.


\begin{DoxyCode}
01430 \{
01431   uint16\_t bitpos = 0x00, itmask = 0x00;
01432   \textcolor{comment}{/* Check the parameters */}
01433   assert_param(IS_USART_ALL_PERIPH(USARTx));
01434   assert_param(IS_USART_CLEAR_IT(USART\_IT)); 
01435 
01436   \textcolor{comment}{/* The CTS interrupt is not available for UART4 and UART5 */}
01437   \textcolor{keywordflow}{if} (USART\_IT == USART_IT_CTS)
01438   \{
01439     assert_param(IS_USART_1236_PERIPH(USARTx));
01440   \} 
01441     
01442   bitpos = USART\_IT >> 0x08;
01443   itmask = ((uint16\_t)0x01 << (uint16\_t)bitpos);
01444   USARTx->SR = (uint16\_t)~itmask;
01445 \}
\end{DoxyCode}
\mbox{\label{group__USART_gadb50c7a2175c91acd3728f8eefd0c63d}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Clock\+Init()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Clock\+Init (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the U\+S\+A\+R\+Tx peripheral Clock according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct . 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct} & pointer to a \doxyref{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}{p.}{structUSART__ClockInitTypeDef} structure that contains the configuration information for the specified U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The Smart Card and Synchronous modes are not available for U\+A\+R\+T4 and U\+A\+R\+T5. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 360} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Clock}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Last\+Bit}.


\begin{DoxyCode}
00361 \{
00362   uint32\_t tmpreg = 0x00;
00363   \textcolor{comment}{/* Check the parameters */}
00364   assert_param(IS_USART_1236_PERIPH(USARTx));
00365   assert_param(IS_USART_CLOCK(USART\_ClockInitStruct->USART_Clock));
00366   assert_param(IS_USART_CPOL(USART\_ClockInitStruct->USART_CPOL));
00367   assert_param(IS_USART_CPHA(USART\_ClockInitStruct->USART_CPHA));
00368   assert_param(IS_USART_LASTBIT(USART\_ClockInitStruct->USART_LastBit));
00369   
00370 \textcolor{comment}{/*---------------------------- USART CR2 Configuration -----------------------*/}
00371   tmpreg = USARTx->CR2;
00372   \textcolor{comment}{/* Clear CLKEN, CPOL, CPHA and LBCL bits */}
00373   tmpreg &= (uint32\_t)~((uint32\_t)CR2_CLOCK_CLEAR_MASK);
00374   \textcolor{comment}{/* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/}
00375   \textcolor{comment}{/* Set CLKEN bit according to USART\_Clock value */}
00376   \textcolor{comment}{/* Set CPOL bit according to USART\_CPOL value */}
00377   \textcolor{comment}{/* Set CPHA bit according to USART\_CPHA value */}
00378   \textcolor{comment}{/* Set LBCL bit according to USART\_LastBit value */}
00379   tmpreg |= (uint32\_t)USART\_ClockInitStruct->USART_Clock | USART\_ClockInitStruct->
      USART_CPOL | 
00380                  USART\_ClockInitStruct->USART_CPHA | USART\_ClockInitStruct->
      USART_LastBit;
00381   \textcolor{comment}{/* Write to USART CR2 */}
00382   USARTx->CR2 = (uint16\_t)tmpreg;
00383 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga59df27d0adda18b16ee28d47672cc724}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Clock\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct }\end{DoxyParamCaption})}



Fills each U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Struct} & pointer to a \doxyref{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}{p.}{structUSART__ClockInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 391} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Clock}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Last\+Bit}.


\begin{DoxyCode}
00392 \{
00393   \textcolor{comment}{/* USART\_ClockInitStruct members default value */}
00394   USART\_ClockInitStruct->USART_Clock = USART_Clock_Disable;
00395   USART\_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
00396   USART\_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
00397   USART\_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
00398 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga45e51626739c5f22a6567c8a85d1d85e}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified U\+S\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+R\+Tx peripheral. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 408} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ U\+S\+A\+R\+T\+\_\+\+Config()}.


\begin{DoxyCode}
00409 \{
00410   \textcolor{comment}{/* Check the parameters */}
00411   assert_param(IS_USART_ALL_PERIPH(USARTx));
00412   assert_param(IS_FUNCTIONAL_STATE(NewState));
00413   
00414   \textcolor{keywordflow}{if} (NewState != DISABLE)
00415   \{
00416     \textcolor{comment}{/* Enable the selected USART by setting the UE bit in the CR1 register */}
00417     USARTx->CR1 |= USART_CR1_UE;
00418   \}
00419   \textcolor{keywordflow}{else}
00420   \{
00421     \textcolor{comment}{/* Disable the selected USART by clearing the UE bit in the CR1 register */}
00422     USARTx->CR1 &= (uint16\_t)~((uint16\_t)USART_CR1_UE);
00423   \}
00424 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga2f8e1ce72da21b6539d8e1f299ec3b0d}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+De\+Init@{U\+S\+A\+R\+T\+\_\+\+De\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+De\+Init@{U\+S\+A\+R\+T\+\_\+\+De\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+De\+Init()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx }\end{DoxyParamCaption})}



Deinitializes the U\+S\+A\+R\+Tx peripheral registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 178} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}, \textbf{ E\+N\+A\+B\+LE}, \textbf{ R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd()}, and \textbf{ R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd()}.


\begin{DoxyCode}
00179 \{
00180   \textcolor{comment}{/* Check the parameters */}
00181   assert_param(IS_USART_ALL_PERIPH(USARTx));
00182 
00183   \textcolor{keywordflow}{if} (USARTx == USART1)
00184   \{
00185     RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
00186     RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
00187   \}
00188   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (USARTx == USART2)
00189   \{
00190     RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
00191     RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
00192   \}
00193   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (USARTx == USART3)
00194   \{
00195     RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
00196     RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
00197   \}    
00198   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (USARTx == UART4)
00199   \{
00200     RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
00201     RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
00202   \}
00203   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (USARTx == UART5)
00204   \{
00205     RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
00206     RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
00207   \}     
00208   \textcolor{keywordflow}{else}
00209   \{
00210     \textcolor{keywordflow}{if} (USARTx == USART6)
00211     \{ 
00212       RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
00213       RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
00214     \}
00215   \}
00216 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga902857f199ebfba21c63d725354af66f}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s D\+MA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req} & specifies the D\+MA request. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx\+: U\+S\+A\+RT D\+MA transmit request \item U\+S\+A\+R\+T\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx\+: U\+S\+A\+RT D\+MA receive request \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the D\+MA Request sources. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1080} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01081 \{
01082   \textcolor{comment}{/* Check the parameters */}
01083   assert_param(IS_USART_ALL_PERIPH(USARTx));
01084   assert_param(IS_USART_DMAREQ(USART\_DMAReq));  
01085   assert_param(IS_FUNCTIONAL_STATE(NewState)); 
01086 
01087   \textcolor{keywordflow}{if} (NewState != DISABLE)
01088   \{
01089     \textcolor{comment}{/* Enable the DMA transfer for selected requests by setting the DMAT and/or}
01090 \textcolor{comment}{       DMAR bits in the USART CR3 register */}
01091     USARTx->CR3 |= USART\_DMAReq;
01092   \}
01093   \textcolor{keywordflow}{else}
01094   \{
01095     \textcolor{comment}{/* Disable the DMA transfer for selected requests by clearing the DMAT and/or}
01096 \textcolor{comment}{       DMAR bits in the USART CR3 register */}
01097     USARTx->CR3 &= (uint16\_t)~USART\_DMAReq;
01098   \}
01099 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga144630722defc9e312f0ad280b68e9da}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status}}
\index{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status()}
{\footnotesize\ttfamily \textbf{ Flag\+Status} U\+S\+A\+R\+T\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Checks whether the specified U\+S\+A\+RT flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+F\+L\+AG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS\+: C\+TS Change flag (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD\+: L\+IN Break detection flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE\+: Transmit data register empty flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC\+: Transmission Complete flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE\+: Receive data register not empty flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE\+: Idle Line detection flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE\+: Over\+Run Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE\+: Noise Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE\+: Framing Error flag \item U\+S\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE\+: Parity Error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of U\+S\+A\+R\+T\+\_\+\+F\+L\+AG (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1272} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ R\+E\+S\+ET}.



Referenced by \textbf{ \+\_\+fputc()}.


\begin{DoxyCode}
01273 \{
01274   FlagStatus bitstatus = RESET;
01275   \textcolor{comment}{/* Check the parameters */}
01276   assert_param(IS_USART_ALL_PERIPH(USARTx));
01277   assert_param(IS_USART_FLAG(USART\_FLAG));
01278 
01279   \textcolor{comment}{/* The CTS flag is not available for UART4 and UART5 */}
01280   \textcolor{keywordflow}{if} (USART\_FLAG == USART_FLAG_CTS)
01281   \{
01282     assert_param(IS_USART_1236_PERIPH(USARTx));
01283   \} 
01284     
01285   \textcolor{keywordflow}{if} ((USARTx->SR & USART\_FLAG) != (uint16\_t)RESET)
01286   \{
01287     bitstatus = SET;
01288   \}
01289   \textcolor{keywordflow}{else}
01290   \{
01291     bitstatus = RESET;
01292   \}
01293   \textcolor{keywordflow}{return} bitstatus;
01294 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga93d8f031241bcdbe938d091a85295445}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status}}
\index{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status@{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status()}
{\footnotesize\ttfamily \textbf{ I\+T\+Status} U\+S\+A\+R\+T\+\_\+\+Get\+I\+T\+Status (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified U\+S\+A\+RT interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the U\+S\+A\+RT interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt (not available for U\+A\+R\+T4 and U\+A\+R\+T5) \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+R\+E\+\_\+\+RX \+: Over\+Run Error interrupt if the R\+X\+N\+E\+IE bit is set \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+R\+E\+\_\+\+ER \+: Over\+Run Error interrupt if the E\+IE bit is set \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE\+: Noise Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE\+: Framing Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of U\+S\+A\+R\+T\+\_\+\+IT (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1355} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ R\+E\+S\+ET}, and \textbf{ S\+ET}.



Referenced by \textbf{ main()}.


\begin{DoxyCode}
01356 \{
01357   uint32\_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
01358   ITStatus bitstatus = RESET;
01359   \textcolor{comment}{/* Check the parameters */}
01360   assert_param(IS_USART_ALL_PERIPH(USARTx));
01361   assert_param(IS_USART_GET_IT(USART\_IT)); 
01362 
01363   \textcolor{comment}{/* The CTS interrupt is not available for UART4 and UART5 */} 
01364   \textcolor{keywordflow}{if} (USART\_IT == USART_IT_CTS)
01365   \{
01366     assert_param(IS_USART_1236_PERIPH(USARTx));
01367   \} 
01368     
01369   \textcolor{comment}{/* Get the USART register index */}
01370   usartreg = (((uint8\_t)USART\_IT) >> 0x05);
01371   \textcolor{comment}{/* Get the interrupt position */}
01372   itmask = USART\_IT & IT_MASK;
01373   itmask = (uint32\_t)0x01 << itmask;
01374   
01375   \textcolor{keywordflow}{if} (usartreg == 0x01) \textcolor{comment}{/* The IT  is in CR1 register */}
01376   \{
01377     itmask &= USARTx->CR1;
01378   \}
01379   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (usartreg == 0x02) \textcolor{comment}{/* The IT  is in CR2 register */}
01380   \{
01381     itmask &= USARTx->CR2;
01382   \}
01383   \textcolor{keywordflow}{else} \textcolor{comment}{/* The IT  is in CR3 register */}
01384   \{
01385     itmask &= USARTx->CR3;
01386   \}
01387   
01388   bitpos = USART\_IT >> 0x08;
01389   bitpos = (uint32\_t)0x01 << bitpos;
01390   bitpos &= USARTx->SR;
01391   \textcolor{keywordflow}{if} ((itmask != (uint16\_t)RESET)&&(bitpos != (uint16\_t)RESET))
01392   \{
01393     bitstatus = SET;
01394   \}
01395   \textcolor{keywordflow}{else}
01396   \{
01397     bitstatus = RESET;
01398   \}
01399   
01400   \textcolor{keywordflow}{return} bitstatus;  
01401 \}
\end{DoxyCode}
\mbox{\label{group__USART_gaaa23b05fe0e1896bad90da7f82750831}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Half\+Duplex\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s Half Duplex communication. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT Communication. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 816} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00817 \{
00818   \textcolor{comment}{/* Check the parameters */}
00819   assert_param(IS_USART_ALL_PERIPH(USARTx));
00820   assert_param(IS_FUNCTIONAL_STATE(NewState));
00821   
00822   \textcolor{keywordflow}{if} (NewState != DISABLE)
00823   \{
00824     \textcolor{comment}{/* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */}
00825     USARTx->CR3 |= USART_CR3_HDSEL;
00826   \}
00827   \textcolor{keywordflow}{else}
00828   \{
00829     \textcolor{comment}{/* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */}
00830     USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_HDSEL);
00831   \}
00832 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga98da340ea0324002ba1b4263e91ab2ff}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Init@{U\+S\+A\+R\+T\+\_\+\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Init@{U\+S\+A\+R\+T\+\_\+\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Init()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the U\+S\+A\+R\+Tx peripheral according to the specified parameters in the U\+S\+A\+R\+T\+\_\+\+Init\+Struct . 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Init\+Struct} & pointer to a \doxyref{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}{p.}{structUSART__InitTypeDef} structure that contains the configuration information for the specified U\+S\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 227} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+P\+C\+L\+K1\+\_\+\+Frequency}, \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+P\+C\+L\+K2\+\_\+\+Frequency}, \textbf{ R\+C\+C\+\_\+\+Get\+Clocks\+Freq()}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Mode}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Parity}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Stop\+Bits}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Word\+Length}.



Referenced by \textbf{ U\+S\+A\+R\+T\+\_\+\+Config()}.


\begin{DoxyCode}
00228 \{
00229   uint32\_t tmpreg = 0x00, apbclock = 0x00;
00230   uint32\_t integerdivider = 0x00;
00231   uint32\_t fractionaldivider = 0x00;
00232   RCC_ClocksTypeDef RCC\_ClocksStatus;
00233 
00234   \textcolor{comment}{/* Check the parameters */}
00235   assert_param(IS_USART_ALL_PERIPH(USARTx));
00236   assert_param(IS_USART_BAUDRATE(USART\_InitStruct->USART_BaudRate));  
00237   assert_param(IS_USART_WORD_LENGTH(USART\_InitStruct->USART_WordLength));
00238   assert_param(IS_USART_STOPBITS(USART\_InitStruct->USART_StopBits));
00239   assert_param(IS_USART_PARITY(USART\_InitStruct->USART_Parity));
00240   assert_param(IS_USART_MODE(USART\_InitStruct->USART_Mode));
00241   assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART\_InitStruct->
      USART_HardwareFlowControl));
00242 
00243   \textcolor{comment}{/* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */}
00244   \textcolor{keywordflow}{if} (USART\_InitStruct->USART_HardwareFlowControl != 
      USART_HardwareFlowControl_None)
00245   \{
00246     assert_param(IS_USART_1236_PERIPH(USARTx));
00247   \}
00248 
00249 \textcolor{comment}{/*---------------------------- USART CR2 Configuration -----------------------*/}
00250   tmpreg = USARTx->CR2;
00251 
00252   \textcolor{comment}{/* Clear STOP[13:12] bits */}
00253   tmpreg &= (uint32\_t)~((uint32\_t)USART_CR2_STOP);
00254 
00255   \textcolor{comment}{/* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :}
00256 \textcolor{comment}{      Set STOP[13:12] bits according to USART\_StopBits value */}
00257   tmpreg |= (uint32\_t)USART\_InitStruct->USART_StopBits;
00258   
00259   \textcolor{comment}{/* Write to USART CR2 */}
00260   USARTx->CR2 = (uint16\_t)tmpreg;
00261 
00262 \textcolor{comment}{/*---------------------------- USART CR1 Configuration -----------------------*/}
00263   tmpreg = USARTx->CR1;
00264 
00265   \textcolor{comment}{/* Clear M, PCE, PS, TE and RE bits */}
00266   tmpreg &= (uint32\_t)~((uint32\_t)CR1_CLEAR_MASK);
00267 
00268   \textcolor{comment}{/* Configure the USART Word Length, Parity and mode: }
00269 \textcolor{comment}{     Set the M bits according to USART\_WordLength value }
00270 \textcolor{comment}{     Set PCE and PS bits according to USART\_Parity value}
00271 \textcolor{comment}{     Set TE and RE bits according to USART\_Mode value */}
00272   tmpreg |= (uint32\_t)USART\_InitStruct->USART_WordLength | USART\_InitStruct->
      USART_Parity |
00273             USART\_InitStruct->USART_Mode;
00274 
00275   \textcolor{comment}{/* Write to USART CR1 */}
00276   USARTx->CR1 = (uint16\_t)tmpreg;
00277 
00278 \textcolor{comment}{/*---------------------------- USART CR3 Configuration -----------------------*/}  
00279   tmpreg = USARTx->CR3;
00280 
00281   \textcolor{comment}{/* Clear CTSE and RTSE bits */}
00282   tmpreg &= (uint32\_t)~((uint32\_t)CR3_CLEAR_MASK);
00283 
00284   \textcolor{comment}{/* Configure the USART HFC : }
00285 \textcolor{comment}{      Set CTSE and RTSE bits according to USART\_HardwareFlowControl value */}
00286   tmpreg |= USART\_InitStruct->USART_HardwareFlowControl;
00287 
00288   \textcolor{comment}{/* Write to USART CR3 */}
00289   USARTx->CR3 = (uint16\_t)tmpreg;
00290 
00291 \textcolor{comment}{/*---------------------------- USART BRR Configuration -----------------------*/}
00292   \textcolor{comment}{/* Configure the USART Baud Rate */}
00293   RCC_GetClocksFreq(&RCC\_ClocksStatus);
00294 
00295   \textcolor{keywordflow}{if} ((USARTx == USART1) || (USARTx == USART6))
00296   \{
00297     apbclock = RCC\_ClocksStatus.PCLK2_Frequency;
00298   \}
00299   \textcolor{keywordflow}{else}
00300   \{
00301     apbclock = RCC\_ClocksStatus.PCLK1_Frequency;
00302   \}
00303   
00304   \textcolor{comment}{/* Determine the integer part */}
00305   \textcolor{keywordflow}{if} ((USARTx->CR1 & USART_CR1_OVER8) != 0)
00306   \{
00307     \textcolor{comment}{/* Integer part computing in case Oversampling mode is 8 Samples */}
00308     integerdivider = ((25 * apbclock) / (2 * (USART\_InitStruct->USART_BaudRate)));    
00309   \}
00310   \textcolor{keywordflow}{else} \textcolor{comment}{/* if ((USARTx->CR1 & USART\_CR1\_OVER8) == 0) */}
00311   \{
00312     \textcolor{comment}{/* Integer part computing in case Oversampling mode is 16 Samples */}
00313     integerdivider = ((25 * apbclock) / (4 * (USART\_InitStruct->USART_BaudRate)));    
00314   \}
00315   tmpreg = (integerdivider / 100) << 4;
00316 
00317   \textcolor{comment}{/* Determine the fractional part */}
00318   fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
00319 
00320   \textcolor{comment}{/* Implement the fractional part in the register */}
00321   \textcolor{keywordflow}{if} ((USARTx->CR1 & USART_CR1_OVER8) != 0)
00322   \{
00323     tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8\_t)0x07);
00324   \}
00325   \textcolor{keywordflow}{else} \textcolor{comment}{/* if ((USARTx->CR1 & USART\_CR1\_OVER8) == 0) */}
00326   \{
00327     tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8\_t)0x0F);
00328   \}
00329   
00330   \textcolor{comment}{/* Write to USART BRR register */}
00331   USARTx->BRR = (uint16\_t)tmpreg;
00332 \}
\end{DoxyCode}
\mbox{\label{group__USART_gabff56ebb494fdfadcc6ef4fe9ac8dd24}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the Ir\+DA mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1034} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01035 \{
01036   \textcolor{comment}{/* Check the parameters */}
01037   assert_param(IS_USART_ALL_PERIPH(USARTx));
01038   assert_param(IS_FUNCTIONAL_STATE(NewState));
01039     
01040   \textcolor{keywordflow}{if} (NewState != DISABLE)
01041   \{
01042     \textcolor{comment}{/* Enable the IrDA mode by setting the IREN bit in the CR3 register */}
01043     USARTx->CR3 |= USART_CR3_IREN;
01044   \}
01045   \textcolor{keywordflow}{else}
01046   \{
01047     \textcolor{comment}{/* Disable the IrDA mode by clearing the IREN bit in the CR3 register */}
01048     USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_IREN);
01049   \}
01050 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga81a0cd36199040bf6d266b57babd678e}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config@{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Config (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode }\end{DoxyParamCaption})}



Configures the U\+S\+A\+RT\textquotesingle{}s Ir\+DA interface. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode} & specifies the Ir\+DA mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Low\+Power \item U\+S\+A\+R\+T\+\_\+\+Ir\+D\+A\+Mode\+\_\+\+Normal \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1016} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
01017 \{
01018   \textcolor{comment}{/* Check the parameters */}
01019   assert_param(IS_USART_ALL_PERIPH(USARTx));
01020   assert_param(IS_USART_IRDA_MODE(USART\_IrDAMode));
01021     
01022   USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_IRLP);
01023   USARTx->CR3 |= USART\_IrDAMode;
01024 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga6d8f2dd1f34060ae7e386e3e5d56b6f6}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+I\+T\+Config@{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config@{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+I\+T\+Config()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+I\+T\+Config (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+IT,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified U\+S\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+IT} & specifies the U\+S\+A\+RT interrupt sources to be enabled or disabled. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS\+: C\+TS change interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD\+: L\+IN Break detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE\+: Transmit Data Register empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC\+: Transmission complete interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE\+: Receive Data register not empty interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE\+: Idle line detection interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE\+: Parity Error interrupt \item U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR\+: Error interrupt(\+Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified U\+S\+A\+R\+Tx interrupts. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1208} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ U\+S\+A\+R\+T\+\_\+\+Config()}.


\begin{DoxyCode}
01209 \{
01210   uint32\_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
01211   uint32\_t usartxbase = 0x00;
01212   \textcolor{comment}{/* Check the parameters */}
01213   assert_param(IS_USART_ALL_PERIPH(USARTx));
01214   assert_param(IS_USART_CONFIG_IT(USART\_IT));
01215   assert_param(IS_FUNCTIONAL_STATE(NewState));
01216 
01217   \textcolor{comment}{/* The CTS interrupt is not available for UART4 and UART5 */}
01218   \textcolor{keywordflow}{if} (USART\_IT == USART_IT_CTS)
01219   \{
01220     assert_param(IS_USART_1236_PERIPH(USARTx));
01221   \} 
01222     
01223   usartxbase = (uint32\_t)USARTx;
01224 
01225   \textcolor{comment}{/* Get the USART register index */}
01226   usartreg = (((uint8\_t)USART\_IT) >> 0x05);
01227 
01228   \textcolor{comment}{/* Get the interrupt position */}
01229   itpos = USART\_IT & IT_MASK;
01230   itmask = (((uint32\_t)0x01) << itpos);
01231     
01232   \textcolor{keywordflow}{if} (usartreg == 0x01) \textcolor{comment}{/* The IT is in CR1 register */}
01233   \{
01234     usartxbase += 0x0C;
01235   \}
01236   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (usartreg == 0x02) \textcolor{comment}{/* The IT is in CR2 register */}
01237   \{
01238     usartxbase += 0x10;
01239   \}
01240   \textcolor{keywordflow}{else} \textcolor{comment}{/* The IT is in CR3 register */}
01241   \{
01242     usartxbase += 0x14; 
01243   \}
01244   \textcolor{keywordflow}{if} (NewState != DISABLE)
01245   \{
01246     *(\_\_IO uint32\_t*)usartxbase  |= itmask;
01247   \}
01248   \textcolor{keywordflow}{else}
01249   \{
01250     *(\_\_IO uint32\_t*)usartxbase &= ~itmask;
01251   \}
01252 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga7bc2d291831cbc5e53e73337308029b5}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+Config (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length }\end{DoxyParamCaption})}



Sets the U\+S\+A\+RT L\+IN Break detection length. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length} & specifies the L\+IN break detection length. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+10b\+: 10-\/bit break detection \item U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Break\+Detect\+Length\+\_\+11b\+: 11-\/bit break detection \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 721} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00722 \{
00723   \textcolor{comment}{/* Check the parameters */}
00724   assert_param(IS_USART_ALL_PERIPH(USARTx));
00725   assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART\_LINBreakDetectLength));
00726   
00727   USARTx->CR2 &= (uint16\_t)~((uint16\_t)USART_CR2_LBDL);
00728   USARTx->CR2 |= USART\_LINBreakDetectLength;  
00729 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga9fdd6296f4ca4acdfcbd58bf56bd4185}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd@{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+L\+I\+N\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s L\+IN mode. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT L\+IN mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 739} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00740 \{
00741   \textcolor{comment}{/* Check the parameters */}
00742   assert_param(IS_USART_ALL_PERIPH(USARTx));
00743   assert_param(IS_FUNCTIONAL_STATE(NewState));
00744   
00745   \textcolor{keywordflow}{if} (NewState != DISABLE)
00746   \{
00747     \textcolor{comment}{/* Enable the LIN mode by setting the LINEN bit in the CR2 register */}
00748     USARTx->CR2 |= USART_CR2_LINEN;
00749   \}
00750   \textcolor{keywordflow}{else}
00751   \{
00752     \textcolor{comment}{/* Disable the LIN mode by clearing the LINEN bit in the CR2 register */}
00753     USARTx->CR2 &= (uint16\_t)~((uint16\_t)USART_CR2_LINEN);
00754   \}
00755 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga3ed89ea8765d851510cfe90f7d90cbbb}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd@{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd@{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+One\+Bit\+Method\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s one bit sampling method. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT one bit sampling method. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 481} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00482 \{
00483   \textcolor{comment}{/* Check the parameters */}
00484   assert_param(IS_USART_ALL_PERIPH(USARTx));
00485   assert_param(IS_FUNCTIONAL_STATE(NewState));
00486   
00487   \textcolor{keywordflow}{if} (NewState != DISABLE)
00488   \{
00489     \textcolor{comment}{/* Enable the one bit method by setting the ONEBITE bit in the CR3 register */}
00490     USARTx->CR3 |= USART_CR3_ONEBIT;
00491   \}
00492   \textcolor{keywordflow}{else}
00493   \{
00494     \textcolor{comment}{/* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */}
00495     USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_ONEBIT);
00496   \}
00497 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga3897bab07491d9239f8a238a9a7cddea}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Over\+Sampling8\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s 8x oversampling mode. 

\begin{DoxyNote}{Note}
This function has to be called before calling \doxyref{U\+S\+A\+R\+T\+\_\+\+Init()}{p.}{group__USART__Group1_ga98da340ea0324002ba1b4263e91ab2ff} function in order to have correct baudrate Divider value. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT 8x oversampling mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 455} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00456 \{
00457   \textcolor{comment}{/* Check the parameters */}
00458   assert_param(IS_USART_ALL_PERIPH(USARTx));
00459   assert_param(IS_FUNCTIONAL_STATE(NewState));
00460   
00461   \textcolor{keywordflow}{if} (NewState != DISABLE)
00462   \{
00463     \textcolor{comment}{/* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */}
00464     USARTx->CR1 |= USART_CR1_OVER8;
00465   \}
00466   \textcolor{keywordflow}{else}
00467   \{
00468     \textcolor{comment}{/* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */}
00469     USARTx->CR1 &= (uint16\_t)~((uint16\_t)USART_CR1_OVER8);
00470   \}
00471 \}  
\end{DoxyCode}
\mbox{\label{group__USART_gac67a91845b0b1d54d31bdfb1c5e9867c}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Receive\+Data@{U\+S\+A\+R\+T\+\_\+\+Receive\+Data}}
\index{U\+S\+A\+R\+T\+\_\+\+Receive\+Data@{U\+S\+A\+R\+T\+\_\+\+Receive\+Data}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Receive\+Data()}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Receive\+Data (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx }\end{DoxyParamCaption})}



Returns the most recent received data by the U\+S\+A\+R\+Tx peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & received data. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 554} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



Referenced by \textbf{ handle\+\_\+input()}.


\begin{DoxyCode}
00555 \{
00556   \textcolor{comment}{/* Check the parameters */}
00557   assert_param(IS_USART_ALL_PERIPH(USARTx));
00558   
00559   \textcolor{comment}{/* Receive Data */}
00560   \textcolor{keywordflow}{return} (uint16\_t)(USARTx->DR & (uint16\_t)0x01FF);
00561 \}
\end{DoxyCode}
\mbox{\label{group__USART_gac27b78ce445a16fe33851d2f87781c02}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Receiver\+Wake\+Up\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Determines if the U\+S\+A\+RT is in mute mode or not. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the U\+S\+A\+RT mute mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 625} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00626 \{
00627   \textcolor{comment}{/* Check the parameters */}
00628   assert_param(IS_USART_ALL_PERIPH(USARTx));
00629   assert_param(IS_FUNCTIONAL_STATE(NewState)); 
00630   
00631   \textcolor{keywordflow}{if} (NewState != DISABLE)
00632   \{
00633     \textcolor{comment}{/* Enable the USART mute mode  by setting the RWU bit in the CR1 register */}
00634     USARTx->CR1 |= USART_CR1_RWU;
00635   \}
00636   \textcolor{keywordflow}{else}
00637   \{
00638     \textcolor{comment}{/* Disable the USART mute mode by clearing the RWU bit in the CR1 register */}
00639     USARTx->CR1 &= (uint16\_t)~((uint16\_t)USART_CR1_RWU);
00640   \}
00641 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga39a3d33e23ee28529fa8f7259ce6811e}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Send\+Break@{U\+S\+A\+R\+T\+\_\+\+Send\+Break}}
\index{U\+S\+A\+R\+T\+\_\+\+Send\+Break@{U\+S\+A\+R\+T\+\_\+\+Send\+Break}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Send\+Break()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Send\+Break (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx }\end{DoxyParamCaption})}



Transmits break characters. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 763} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00764 \{
00765   \textcolor{comment}{/* Check the parameters */}
00766   assert_param(IS_USART_ALL_PERIPH(USARTx));
00767   
00768   \textcolor{comment}{/* Send break characters */}
00769   USARTx->CR1 |= USART_CR1_SBK;
00770 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga0b43d42da9540f446d494bf69823c6fb}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Send\+Data@{U\+S\+A\+R\+T\+\_\+\+Send\+Data}}
\index{U\+S\+A\+R\+T\+\_\+\+Send\+Data@{U\+S\+A\+R\+T\+\_\+\+Send\+Data}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Send\+Data()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Send\+Data (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{Data }\end{DoxyParamCaption})}



Transmits single data through the U\+S\+A\+R\+Tx peripheral. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em Data} & the data to transmit. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 538} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



Referenced by \textbf{ \+\_\+fputc()}.


\begin{DoxyCode}
00539 \{
00540   \textcolor{comment}{/* Check the parameters */}
00541   assert_param(IS_USART_ALL_PERIPH(USARTx));
00542   assert_param(IS_USART_DATA(Data)); 
00543     
00544   \textcolor{comment}{/* Transmit Data */}
00545   USARTx->DR = (Data & (uint16\_t)0x01FF);
00546 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga65ec9928817f3f031dd9a4dfc95d6666}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Address@{U\+S\+A\+R\+T\+\_\+\+Set\+Address}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Address@{U\+S\+A\+R\+T\+\_\+\+Set\+Address}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Set\+Address()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Address (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Address }\end{DoxyParamCaption})}



Sets the address of the U\+S\+A\+RT node. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Address} & Indicates the address of the U\+S\+A\+RT node. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 605} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00606 \{
00607   \textcolor{comment}{/* Check the parameters */}
00608   assert_param(IS_USART_ALL_PERIPH(USARTx));
00609   assert_param(IS_USART_ADDRESS(USART\_Address)); 
00610     
00611   \textcolor{comment}{/* Clear the USART address */}
00612   USARTx->CR2 &= (uint16\_t)~((uint16\_t)USART_CR2_ADD);
00613   \textcolor{comment}{/* Set the USART address node */}
00614   USARTx->CR2 |= USART\_Address;
00615 \}
\end{DoxyCode}
\mbox{\label{group__USART_gac4a35c6acd71ae7e0d67c1f03f0a8777}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time@{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time@{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Guard\+Time (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Guard\+Time }\end{DoxyParamCaption})}



Sets the specified U\+S\+A\+RT guard time. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Guard\+Time} & specifies the guard time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 901} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00902 \{    
00903   \textcolor{comment}{/* Check the parameters */}
00904   assert_param(IS_USART_1236_PERIPH(USARTx));
00905   
00906   \textcolor{comment}{/* Clear the USART Guard time */}
00907   USARTx->GTPR &= USART_GTPR_PSC;
00908   \textcolor{comment}{/* Set the USART guard time */}
00909   USARTx->GTPR |= (uint16\_t)((uint16\_t)USART\_GuardTime << 0x08);
00910 \}
\end{DoxyCode}
\mbox{\label{group__USART_gaf5da8f2eee8245425584d85d4f62cc33}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler@{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler}}
\index{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler@{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Set\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint8\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Prescaler }\end{DoxyParamCaption})}



Sets the system clock prescaler. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Prescaler} & specifies the prescaler clock. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The function is used for Ir\+DA mode with U\+A\+R\+T4 and U\+A\+R\+T5. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 434} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00435 \{ 
00436   \textcolor{comment}{/* Check the parameters */}
00437   assert_param(IS_USART_ALL_PERIPH(USARTx));
00438   
00439   \textcolor{comment}{/* Clear the USART prescaler */}
00440   USARTx->GTPR &= USART_GTPR_GT;
00441   \textcolor{comment}{/* Set the USART prescaler */}
00442   USARTx->GTPR |= USART\_Prescaler;
00443 \}
\end{DoxyCode}
\mbox{\label{group__USART_gabd1347e244c623447151ba3a5e986c5f}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the U\+S\+A\+RT\textquotesingle{}s Smart Card mode. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the Smart Card mode. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 920} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00921 \{
00922   \textcolor{comment}{/* Check the parameters */}
00923   assert_param(IS_USART_1236_PERIPH(USARTx));
00924   assert_param(IS_FUNCTIONAL_STATE(NewState));
00925   \textcolor{keywordflow}{if} (NewState != DISABLE)
00926   \{
00927     \textcolor{comment}{/* Enable the SC mode by setting the SCEN bit in the CR3 register */}
00928     USARTx->CR3 |= USART_CR3_SCEN;
00929   \}
00930   \textcolor{keywordflow}{else}
00931   \{
00932     \textcolor{comment}{/* Disable the SC mode by clearing the SCEN bit in the CR3 register */}
00933     USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_SCEN);
00934   \}
00935 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga62e22f47e38aa53f2edce8771f7a5dfa}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd}}
\index{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd@{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Smart\+Card\+N\+A\+C\+K\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables N\+A\+CK transmission. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em New\+State} & new state of the N\+A\+CK transmission. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 945} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00946 \{
00947   \textcolor{comment}{/* Check the parameters */}
00948   assert_param(IS_USART_1236_PERIPH(USARTx)); 
00949   assert_param(IS_FUNCTIONAL_STATE(NewState));
00950   \textcolor{keywordflow}{if} (NewState != DISABLE)
00951   \{
00952     \textcolor{comment}{/* Enable the NACK transmission by setting the NACK bit in the CR3 register */}
00953     USARTx->CR3 |= USART_CR3_NACK;
00954   \}
00955   \textcolor{keywordflow}{else}
00956   \{
00957     \textcolor{comment}{/* Disable the NACK transmission by clearing the NACK bit in the CR3 register */}
00958     USARTx->CR3 &= (uint16\_t)~((uint16\_t)USART_CR3_NACK);
00959   \}
00960 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga34e1faa2f312496c16cfd05155f4c8b1}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Struct\+Init}}
\index{U\+S\+A\+R\+T\+\_\+\+Struct\+Init@{U\+S\+A\+R\+T\+\_\+\+Struct\+Init}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Struct\+Init()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def} $\ast$}]{U\+S\+A\+R\+T\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Fills each U\+S\+A\+R\+T\+\_\+\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+T\+\_\+\+Init\+Struct} & pointer to a \doxyref{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def}{p.}{structUSART__InitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 340} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.



References \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Baud\+Rate}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Hardware\+Flow\+Control}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Mode}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Parity}, \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Stop\+Bits}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def\+::\+U\+S\+A\+R\+T\+\_\+\+Word\+Length}.


\begin{DoxyCode}
00341 \{
00342   \textcolor{comment}{/* USART\_InitStruct members default value */}
00343   USART\_InitStruct->USART_BaudRate = 9600;
00344   USART\_InitStruct->USART_WordLength = USART_WordLength_8b;
00345   USART\_InitStruct->USART_StopBits = USART_StopBits_1;
00346   USART\_InitStruct->USART_Parity = USART_Parity_No ;
00347   USART\_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
00348   USART\_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
00349 \}
\end{DoxyCode}
\mbox{\label{group__USART_ga4965417c2412c36e462fcad50a8d5393}} 
\index{U\+S\+A\+RT@{U\+S\+A\+RT}!U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config@{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config}}
\index{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config@{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config}!U\+S\+A\+RT@{U\+S\+A\+RT}}
\subsubsection{U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config()}
{\footnotesize\ttfamily void U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+Config (\begin{DoxyParamCaption}\item[{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$}]{U\+S\+A\+R\+Tx,  }\item[{uint16\+\_\+t}]{U\+S\+A\+R\+T\+\_\+\+Wake\+Up }\end{DoxyParamCaption})}



Selects the U\+S\+A\+RT Wake\+Up method. 


\begin{DoxyParams}{Parameters}
{\em U\+S\+A\+R\+Tx} & where x can be 1, 2, 3, 4, 5 or 6 to select the U\+S\+A\+RT or U\+A\+RT peripheral. \\
\hline
{\em U\+S\+A\+R\+T\+\_\+\+Wake\+Up} & specifies the U\+S\+A\+RT wakeup method. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Idle\+Line\+: Wake\+Up by an idle line detection \item U\+S\+A\+R\+T\+\_\+\+Wake\+Up\+\_\+\+Address\+Mark\+: Wake\+Up by an address mark \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 652} of file \textbf{ stm32f4xx\+\_\+usart.\+c}.


\begin{DoxyCode}
00653 \{
00654   \textcolor{comment}{/* Check the parameters */}
00655   assert_param(IS_USART_ALL_PERIPH(USARTx));
00656   assert_param(IS_USART_WAKEUP(USART\_WakeUp));
00657   
00658   USARTx->CR1 &= (uint16\_t)~((uint16\_t)USART_CR1_WAKE);
00659   USARTx->CR1 |= USART\_WakeUp;
00660 \}
\end{DoxyCode}
