Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Aug 19 14:48:41 2025
| Host         : c019243 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  124         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (347)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 124 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (347)
--------------------------------------------------
 There are 347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  364          inf        0.000                      0                  364           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.498ns  (logic 20.123ns (22.236%)  route 70.375ns (77.764%))
  Logic Levels:           94  (CARRY4=57 FDRE=1 LUT3=4 LUT4=7 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  rx_buffer_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[9]/Q
                         net (fo=106, routed)         5.853     6.272    led_OBUF[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.296     6.568 r  tx_buffer[4]_i_656/O
                         net (fo=1, routed)           0.000     6.568    tx_buffer[4]_i_656_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  tx_buffer_reg[4]_i_548/CO[3]
                         net (fo=1, routed)           0.000     7.118    tx_buffer_reg[4]_i_548_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  tx_buffer_reg[4]_i_439/CO[3]
                         net (fo=63, routed)          1.514     8.746    tx_buffer_reg[4]_i_439_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  tx_buffer[4]_i_545/O
                         net (fo=1, routed)           0.000     8.870    tx_buffer[4]_i_545_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.268 r  tx_buffer_reg[4]_i_438/CO[3]
                         net (fo=31, routed)          3.252    12.520    tx_buffer_reg[4]_i_438_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124    12.644 r  tx_buffer[4]_i_694/O
                         net (fo=7, routed)           1.001    13.645    tx_buffer[4]_i_694_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  tx_buffer[4]_i_669/O
                         net (fo=1, routed)           0.000    13.769    tx_buffer[4]_i_669_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  tx_buffer_reg[4]_i_562/CO[3]
                         net (fo=1, routed)           0.000    14.319    tx_buffer_reg[4]_i_562_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  tx_buffer_reg[4]_i_441/CO[3]
                         net (fo=71, routed)          2.247    16.680    tx_buffer_reg[4]_i_441_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    16.804 r  tx_buffer[4]_i_496/O
                         net (fo=1, routed)           0.630    17.434    tx_buffer[4]_i_496_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.838 r  tx_buffer_reg[4]_i_428/CO[3]
                         net (fo=30, routed)          1.679    19.516    tx_buffer_reg[4]_i_428_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124    19.640 r  tx_buffer[4]_i_680/O
                         net (fo=7, routed)           1.889    21.529    tx_buffer[4]_i_680_n_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    21.653 r  tx_buffer[4]_i_709/O
                         net (fo=1, routed)           0.000    21.653    tx_buffer[4]_i_709_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.029 r  tx_buffer_reg[4]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.029    tx_buffer_reg[4]_i_619_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.146 r  tx_buffer_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    22.146    tx_buffer_reg[4]_i_513_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.263 r  tx_buffer_reg[4]_i_431/CO[3]
                         net (fo=70, routed)          2.046    24.309    tx_buffer_reg[4]_i_431_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    24.433 r  tx_buffer[1]_i_401/O
                         net (fo=1, routed)           0.644    25.078    tx_buffer[1]_i_401_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.628 r  tx_buffer_reg[1]_i_325/CO[3]
                         net (fo=1, routed)           0.000    25.628    tx_buffer_reg[1]_i_325_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.745 r  tx_buffer_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    25.745    tx_buffer_reg[1]_i_233_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.862 r  tx_buffer_reg[1]_i_162/CO[3]
                         net (fo=34, routed)          1.802    27.664    tx_buffer_reg[1]_i_162_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124    27.788 r  tx_buffer[4]_i_578/O
                         net (fo=7, routed)           1.289    29.077    tx_buffer[4]_i_578_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124    29.201 r  tx_buffer[1]_i_394/O
                         net (fo=1, routed)           0.000    29.201    tx_buffer[1]_i_394_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.599 r  tx_buffer_reg[1]_i_315/CO[3]
                         net (fo=1, routed)           0.000    29.599    tx_buffer_reg[1]_i_315_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  tx_buffer_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000    29.713    tx_buffer_reg[1]_i_224_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  tx_buffer_reg[1]_i_161/CO[3]
                         net (fo=73, routed)          1.897    31.724    tx_buffer_reg[1]_i_161_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    31.848 r  tx_buffer[1]_i_346/O
                         net (fo=1, routed)           0.605    32.453    tx_buffer[1]_i_346_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.857 r  tx_buffer_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    32.857    tx_buffer_reg[1]_i_247_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.974 r  tx_buffer_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    32.974    tx_buffer_reg[1]_i_164_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.091 r  tx_buffer_reg[1]_i_113/CO[3]
                         net (fo=36, routed)          1.752    34.843    tx_buffer_reg[1]_i_113_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.124    34.967 r  tx_buffer[4]_i_480/O
                         net (fo=7, routed)           1.293    36.260    tx_buffer[4]_i_480_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124    36.384 r  tx_buffer[4]_i_491/O
                         net (fo=1, routed)           0.000    36.384    tx_buffer[4]_i_491_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.934 r  tx_buffer_reg[4]_i_418/CO[3]
                         net (fo=1, routed)           0.009    36.943    tx_buffer_reg[4]_i_418_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.057 r  tx_buffer_reg[4]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.057    tx_buffer_reg[4]_i_337_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  tx_buffer_reg[4]_i_246/CO[3]
                         net (fo=78, routed)          1.785    38.956    tx_buffer_reg[4]_i_246_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    39.080 r  tx_buffer[1]_i_358/O
                         net (fo=1, routed)           0.519    39.599    tx_buffer[1]_i_358_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.003 r  tx_buffer_reg[1]_i_264/CO[3]
                         net (fo=1, routed)           0.000    40.003    tx_buffer_reg[1]_i_264_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.120 r  tx_buffer_reg[1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.120    tx_buffer_reg[1]_i_173_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.237 r  tx_buffer_reg[1]_i_114/CO[3]
                         net (fo=35, routed)          1.622    41.859    tx_buffer_reg[1]_i_114_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.124    41.983 r  tx_buffer[4]_i_466/O
                         net (fo=7, routed)           1.670    43.653    tx_buffer[4]_i_466_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    43.777 r  tx_buffer[1]_i_372/O
                         net (fo=1, routed)           0.000    43.777    tx_buffer[1]_i_372_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.290 r  tx_buffer_reg[1]_i_273/CO[3]
                         net (fo=1, routed)           0.000    44.290    tx_buffer_reg[1]_i_273_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.407 r  tx_buffer_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.407    tx_buffer_reg[1]_i_182_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.524 r  tx_buffer_reg[1]_i_115/CO[3]
                         net (fo=74, routed)          2.000    46.524    tx_buffer_reg[1]_i_115_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    46.648 r  tx_buffer[1]_i_202/O
                         net (fo=1, routed)           0.472    47.120    tx_buffer[1]_i_202_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.518 r  tx_buffer_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.518    tx_buffer_reg[1]_i_121_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.632 r  tx_buffer_reg[1]_i_65/CO[3]
                         net (fo=36, routed)          1.439    49.071    tx_buffer_reg[1]_i_65_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124    49.195 r  tx_buffer[4]_i_313/O
                         net (fo=6, routed)           1.480    50.675    tx_buffer[4]_i_313_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.150    50.825 r  tx_buffer[4]_i_324/O
                         net (fo=1, routed)           0.000    50.825    tx_buffer[4]_i_324_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    51.178 r  tx_buffer_reg[4]_i_235/CO[3]
                         net (fo=1, routed)           0.000    51.178    tx_buffer_reg[4]_i_235_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.292 r  tx_buffer_reg[4]_i_157/CO[3]
                         net (fo=84, routed)          1.690    52.983    tx_buffer_reg[4]_i_157_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    53.107 r  tx_buffer[4]_i_443/O
                         net (fo=1, routed)           0.523    53.630    tx_buffer[4]_i_443_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    54.026 r  tx_buffer_reg[4]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.026    tx_buffer_reg[4]_i_352_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  tx_buffer_reg[4]_i_250/CO[3]
                         net (fo=1, routed)           0.000    54.143    tx_buffer_reg[4]_i_250_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.260 r  tx_buffer_reg[4]_i_159/CO[3]
                         net (fo=34, routed)          1.903    56.163    tx_buffer_reg[4]_i_159_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.124    56.287 r  tx_buffer[4]_i_196/O
                         net (fo=7, routed)           1.026    57.313    tx_buffer[4]_i_196_n_0
    SLICE_X13Y81         LUT4 (Prop_lut4_I0_O)        0.124    57.437 r  tx_buffer[4]_i_150/O
                         net (fo=1, routed)           0.000    57.437    tx_buffer[4]_i_150_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.969 r  tx_buffer_reg[4]_i_79/CO[3]
                         net (fo=81, routed)          1.367    59.336    tx_buffer_reg[4]_i_79_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    59.460 r  tx_buffer[4]_i_267/O
                         net (fo=1, routed)           0.569    60.028    tx_buffer[4]_i_267_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.548 r  tx_buffer_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.548    tx_buffer_reg[4]_i_181_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.665 r  tx_buffer_reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    60.665    tx_buffer_reg[4]_i_128_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.782 r  tx_buffer_reg[4]_i_77/CO[3]
                         net (fo=30, routed)          1.171    61.953    tx_buffer_reg[4]_i_77_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124    62.077 r  tx_buffer[2]_i_56/O
                         net (fo=7, routed)           1.719    63.796    tx_buffer[2]_i_56_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I1_O)        0.124    63.920 r  tx_buffer[2]_i_69/O
                         net (fo=1, routed)           0.000    63.920    tx_buffer[2]_i_69_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.453 r  tx_buffer_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.453    tx_buffer_reg[2]_i_40_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  tx_buffer_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.570    tx_buffer_reg[2]_i_19_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  tx_buffer_reg[2]_i_9/CO[3]
                         net (fo=84, routed)          2.243    66.930    tx_buffer_reg[2]_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    67.054 r  tx_buffer[1]_i_45/O
                         net (fo=1, routed)           0.551    67.605    tx_buffer[1]_i_45_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    68.001 r  tx_buffer_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.001    tx_buffer_reg[1]_i_13_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.118 r  tx_buffer_reg[1]_i_6/CO[3]
                         net (fo=32, routed)          1.343    69.461    tx_buffer_reg[1]_i_6_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.152    69.613 r  tx_buffer[1]_i_149/O
                         net (fo=7, routed)           1.525    71.138    tx_buffer[1]_i_149_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.348    71.486 r  tx_buffer[1]_i_159/O
                         net (fo=1, routed)           0.000    71.486    tx_buffer[1]_i_159_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.018 r  tx_buffer_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    72.018    tx_buffer_reg[1]_i_90_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.132 r  tx_buffer_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.132    tx_buffer_reg[1]_i_35_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.246 r  tx_buffer_reg[1]_i_12/CO[3]
                         net (fo=85, routed)          2.208    74.454    tx_buffer_reg[1]_i_12_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.124    74.578 r  tx_buffer[3]_i_126/O
                         net (fo=1, routed)           0.406    74.985    tx_buffer[3]_i_126_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    75.370 r  tx_buffer_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    75.370    tx_buffer_reg[3]_i_96_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.484 r  tx_buffer_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.484    tx_buffer_reg[3]_i_45_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.598 r  tx_buffer_reg[3]_i_16/CO[3]
                         net (fo=31, routed)          1.748    77.345    tx_buffer_reg[3]_i_16_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.152    77.497 r  tx_buffer[4]_i_169/O
                         net (fo=7, routed)           1.585    79.082    tx_buffer[4]_i_169_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.332    79.414 r  tx_buffer[4]_i_177/O
                         net (fo=1, routed)           0.000    79.414    tx_buffer[4]_i_177_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.964 r  tx_buffer_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    79.964    tx_buffer_reg[4]_i_111_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.078 r  tx_buffer_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.078    tx_buffer_reg[4]_i_60_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.192 r  tx_buffer_reg[4]_i_23/CO[3]
                         net (fo=71, routed)          2.276    82.468    tx_buffer_reg[4]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    82.592 r  tx_buffer[3]_i_65/O
                         net (fo=1, routed)           0.467    83.059    tx_buffer[3]_i_65_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    83.609 r  tx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.609    tx_buffer_reg[3]_i_22_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.726 r  tx_buffer_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.726    tx_buffer_reg[3]_i_5_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.843 r  tx_buffer_reg[3]_i_2/CO[3]
                         net (fo=53, routed)          2.214    86.057    tx_buffer_reg[3]_i_2_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I4_O)        0.124    86.181 f  tx_buffer[4]_i_96/O
                         net (fo=2, routed)           0.812    86.993    tx_buffer[4]_i_96_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I5_O)        0.124    87.117 r  tx_buffer[4]_i_48/O
                         net (fo=1, routed)           0.000    87.117    tx_buffer[4]_i_48_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.493 r  tx_buffer_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.493    tx_buffer_reg[4]_i_18_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.610 r  tx_buffer_reg[4]_i_5/CO[3]
                         net (fo=3, routed)           1.371    88.980    i_symmetrization/ls[23]3
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124    89.104 r  tx_buffer[2]_i_2/O
                         net (fo=3, routed)           1.270    90.374    tx_buffer[2]_i_2_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124    90.498 r  tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    90.498    l[1]
    SLICE_X7Y95          FDRE                                         r  tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.133ns  (logic 20.123ns (22.326%)  route 70.010ns (77.674%))
  Logic Levels:           94  (CARRY4=57 FDRE=1 LUT3=4 LUT4=7 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  rx_buffer_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[9]/Q
                         net (fo=106, routed)         5.853     6.272    led_OBUF[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.296     6.568 r  tx_buffer[4]_i_656/O
                         net (fo=1, routed)           0.000     6.568    tx_buffer[4]_i_656_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  tx_buffer_reg[4]_i_548/CO[3]
                         net (fo=1, routed)           0.000     7.118    tx_buffer_reg[4]_i_548_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  tx_buffer_reg[4]_i_439/CO[3]
                         net (fo=63, routed)          1.514     8.746    tx_buffer_reg[4]_i_439_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  tx_buffer[4]_i_545/O
                         net (fo=1, routed)           0.000     8.870    tx_buffer[4]_i_545_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.268 r  tx_buffer_reg[4]_i_438/CO[3]
                         net (fo=31, routed)          3.252    12.520    tx_buffer_reg[4]_i_438_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124    12.644 r  tx_buffer[4]_i_694/O
                         net (fo=7, routed)           1.001    13.645    tx_buffer[4]_i_694_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  tx_buffer[4]_i_669/O
                         net (fo=1, routed)           0.000    13.769    tx_buffer[4]_i_669_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  tx_buffer_reg[4]_i_562/CO[3]
                         net (fo=1, routed)           0.000    14.319    tx_buffer_reg[4]_i_562_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  tx_buffer_reg[4]_i_441/CO[3]
                         net (fo=71, routed)          2.247    16.680    tx_buffer_reg[4]_i_441_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    16.804 r  tx_buffer[4]_i_496/O
                         net (fo=1, routed)           0.630    17.434    tx_buffer[4]_i_496_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.838 r  tx_buffer_reg[4]_i_428/CO[3]
                         net (fo=30, routed)          1.679    19.516    tx_buffer_reg[4]_i_428_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124    19.640 r  tx_buffer[4]_i_680/O
                         net (fo=7, routed)           1.889    21.529    tx_buffer[4]_i_680_n_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    21.653 r  tx_buffer[4]_i_709/O
                         net (fo=1, routed)           0.000    21.653    tx_buffer[4]_i_709_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.029 r  tx_buffer_reg[4]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.029    tx_buffer_reg[4]_i_619_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.146 r  tx_buffer_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    22.146    tx_buffer_reg[4]_i_513_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.263 r  tx_buffer_reg[4]_i_431/CO[3]
                         net (fo=70, routed)          2.046    24.309    tx_buffer_reg[4]_i_431_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    24.433 r  tx_buffer[1]_i_401/O
                         net (fo=1, routed)           0.644    25.078    tx_buffer[1]_i_401_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.628 r  tx_buffer_reg[1]_i_325/CO[3]
                         net (fo=1, routed)           0.000    25.628    tx_buffer_reg[1]_i_325_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.745 r  tx_buffer_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    25.745    tx_buffer_reg[1]_i_233_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.862 r  tx_buffer_reg[1]_i_162/CO[3]
                         net (fo=34, routed)          1.802    27.664    tx_buffer_reg[1]_i_162_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124    27.788 r  tx_buffer[4]_i_578/O
                         net (fo=7, routed)           1.289    29.077    tx_buffer[4]_i_578_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124    29.201 r  tx_buffer[1]_i_394/O
                         net (fo=1, routed)           0.000    29.201    tx_buffer[1]_i_394_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.599 r  tx_buffer_reg[1]_i_315/CO[3]
                         net (fo=1, routed)           0.000    29.599    tx_buffer_reg[1]_i_315_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  tx_buffer_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000    29.713    tx_buffer_reg[1]_i_224_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  tx_buffer_reg[1]_i_161/CO[3]
                         net (fo=73, routed)          1.897    31.724    tx_buffer_reg[1]_i_161_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    31.848 r  tx_buffer[1]_i_346/O
                         net (fo=1, routed)           0.605    32.453    tx_buffer[1]_i_346_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.857 r  tx_buffer_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    32.857    tx_buffer_reg[1]_i_247_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.974 r  tx_buffer_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    32.974    tx_buffer_reg[1]_i_164_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.091 r  tx_buffer_reg[1]_i_113/CO[3]
                         net (fo=36, routed)          1.752    34.843    tx_buffer_reg[1]_i_113_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.124    34.967 r  tx_buffer[4]_i_480/O
                         net (fo=7, routed)           1.293    36.260    tx_buffer[4]_i_480_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124    36.384 r  tx_buffer[4]_i_491/O
                         net (fo=1, routed)           0.000    36.384    tx_buffer[4]_i_491_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.934 r  tx_buffer_reg[4]_i_418/CO[3]
                         net (fo=1, routed)           0.009    36.943    tx_buffer_reg[4]_i_418_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.057 r  tx_buffer_reg[4]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.057    tx_buffer_reg[4]_i_337_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  tx_buffer_reg[4]_i_246/CO[3]
                         net (fo=78, routed)          1.785    38.956    tx_buffer_reg[4]_i_246_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    39.080 r  tx_buffer[1]_i_358/O
                         net (fo=1, routed)           0.519    39.599    tx_buffer[1]_i_358_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.003 r  tx_buffer_reg[1]_i_264/CO[3]
                         net (fo=1, routed)           0.000    40.003    tx_buffer_reg[1]_i_264_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.120 r  tx_buffer_reg[1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.120    tx_buffer_reg[1]_i_173_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.237 r  tx_buffer_reg[1]_i_114/CO[3]
                         net (fo=35, routed)          1.622    41.859    tx_buffer_reg[1]_i_114_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.124    41.983 r  tx_buffer[4]_i_466/O
                         net (fo=7, routed)           1.670    43.653    tx_buffer[4]_i_466_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    43.777 r  tx_buffer[1]_i_372/O
                         net (fo=1, routed)           0.000    43.777    tx_buffer[1]_i_372_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.290 r  tx_buffer_reg[1]_i_273/CO[3]
                         net (fo=1, routed)           0.000    44.290    tx_buffer_reg[1]_i_273_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.407 r  tx_buffer_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.407    tx_buffer_reg[1]_i_182_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.524 r  tx_buffer_reg[1]_i_115/CO[3]
                         net (fo=74, routed)          2.000    46.524    tx_buffer_reg[1]_i_115_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    46.648 r  tx_buffer[1]_i_202/O
                         net (fo=1, routed)           0.472    47.120    tx_buffer[1]_i_202_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.518 r  tx_buffer_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.518    tx_buffer_reg[1]_i_121_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.632 r  tx_buffer_reg[1]_i_65/CO[3]
                         net (fo=36, routed)          1.439    49.071    tx_buffer_reg[1]_i_65_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124    49.195 r  tx_buffer[4]_i_313/O
                         net (fo=6, routed)           1.480    50.675    tx_buffer[4]_i_313_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.150    50.825 r  tx_buffer[4]_i_324/O
                         net (fo=1, routed)           0.000    50.825    tx_buffer[4]_i_324_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    51.178 r  tx_buffer_reg[4]_i_235/CO[3]
                         net (fo=1, routed)           0.000    51.178    tx_buffer_reg[4]_i_235_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.292 r  tx_buffer_reg[4]_i_157/CO[3]
                         net (fo=84, routed)          1.690    52.983    tx_buffer_reg[4]_i_157_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    53.107 r  tx_buffer[4]_i_443/O
                         net (fo=1, routed)           0.523    53.630    tx_buffer[4]_i_443_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    54.026 r  tx_buffer_reg[4]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.026    tx_buffer_reg[4]_i_352_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  tx_buffer_reg[4]_i_250/CO[3]
                         net (fo=1, routed)           0.000    54.143    tx_buffer_reg[4]_i_250_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.260 r  tx_buffer_reg[4]_i_159/CO[3]
                         net (fo=34, routed)          1.903    56.163    tx_buffer_reg[4]_i_159_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.124    56.287 r  tx_buffer[4]_i_196/O
                         net (fo=7, routed)           1.026    57.313    tx_buffer[4]_i_196_n_0
    SLICE_X13Y81         LUT4 (Prop_lut4_I0_O)        0.124    57.437 r  tx_buffer[4]_i_150/O
                         net (fo=1, routed)           0.000    57.437    tx_buffer[4]_i_150_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.969 r  tx_buffer_reg[4]_i_79/CO[3]
                         net (fo=81, routed)          1.367    59.336    tx_buffer_reg[4]_i_79_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    59.460 r  tx_buffer[4]_i_267/O
                         net (fo=1, routed)           0.569    60.028    tx_buffer[4]_i_267_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.548 r  tx_buffer_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.548    tx_buffer_reg[4]_i_181_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.665 r  tx_buffer_reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    60.665    tx_buffer_reg[4]_i_128_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.782 r  tx_buffer_reg[4]_i_77/CO[3]
                         net (fo=30, routed)          1.171    61.953    tx_buffer_reg[4]_i_77_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124    62.077 r  tx_buffer[2]_i_56/O
                         net (fo=7, routed)           1.719    63.796    tx_buffer[2]_i_56_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I1_O)        0.124    63.920 r  tx_buffer[2]_i_69/O
                         net (fo=1, routed)           0.000    63.920    tx_buffer[2]_i_69_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.453 r  tx_buffer_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.453    tx_buffer_reg[2]_i_40_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  tx_buffer_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.570    tx_buffer_reg[2]_i_19_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  tx_buffer_reg[2]_i_9/CO[3]
                         net (fo=84, routed)          2.243    66.930    tx_buffer_reg[2]_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    67.054 r  tx_buffer[1]_i_45/O
                         net (fo=1, routed)           0.551    67.605    tx_buffer[1]_i_45_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    68.001 r  tx_buffer_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.001    tx_buffer_reg[1]_i_13_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.118 r  tx_buffer_reg[1]_i_6/CO[3]
                         net (fo=32, routed)          1.343    69.461    tx_buffer_reg[1]_i_6_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.152    69.613 r  tx_buffer[1]_i_149/O
                         net (fo=7, routed)           1.525    71.138    tx_buffer[1]_i_149_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.348    71.486 r  tx_buffer[1]_i_159/O
                         net (fo=1, routed)           0.000    71.486    tx_buffer[1]_i_159_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.018 r  tx_buffer_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    72.018    tx_buffer_reg[1]_i_90_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.132 r  tx_buffer_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.132    tx_buffer_reg[1]_i_35_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.246 r  tx_buffer_reg[1]_i_12/CO[3]
                         net (fo=85, routed)          2.208    74.454    tx_buffer_reg[1]_i_12_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.124    74.578 r  tx_buffer[3]_i_126/O
                         net (fo=1, routed)           0.406    74.985    tx_buffer[3]_i_126_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    75.370 r  tx_buffer_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    75.370    tx_buffer_reg[3]_i_96_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.484 r  tx_buffer_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.484    tx_buffer_reg[3]_i_45_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.598 r  tx_buffer_reg[3]_i_16/CO[3]
                         net (fo=31, routed)          1.748    77.345    tx_buffer_reg[3]_i_16_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.152    77.497 r  tx_buffer[4]_i_169/O
                         net (fo=7, routed)           1.585    79.082    tx_buffer[4]_i_169_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.332    79.414 r  tx_buffer[4]_i_177/O
                         net (fo=1, routed)           0.000    79.414    tx_buffer[4]_i_177_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.964 r  tx_buffer_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    79.964    tx_buffer_reg[4]_i_111_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.078 r  tx_buffer_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.078    tx_buffer_reg[4]_i_60_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.192 r  tx_buffer_reg[4]_i_23/CO[3]
                         net (fo=71, routed)          2.276    82.468    tx_buffer_reg[4]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    82.592 r  tx_buffer[3]_i_65/O
                         net (fo=1, routed)           0.467    83.059    tx_buffer[3]_i_65_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    83.609 r  tx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.609    tx_buffer_reg[3]_i_22_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.726 r  tx_buffer_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.726    tx_buffer_reg[3]_i_5_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.843 r  tx_buffer_reg[3]_i_2/CO[3]
                         net (fo=53, routed)          2.214    86.057    tx_buffer_reg[3]_i_2_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I4_O)        0.124    86.181 f  tx_buffer[4]_i_96/O
                         net (fo=2, routed)           0.812    86.993    tx_buffer[4]_i_96_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I5_O)        0.124    87.117 r  tx_buffer[4]_i_48/O
                         net (fo=1, routed)           0.000    87.117    tx_buffer[4]_i_48_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.493 r  tx_buffer_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.493    tx_buffer_reg[4]_i_18_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.610 r  tx_buffer_reg[4]_i_5/CO[3]
                         net (fo=3, routed)           1.371    88.980    i_symmetrization/ls[23]3
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124    89.104 r  tx_buffer[2]_i_2/O
                         net (fo=3, routed)           0.905    90.009    tx_buffer[2]_i_2_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I0_O)        0.124    90.133 r  tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    90.133    l[0]
    SLICE_X8Y95          FDRE                                         r  tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.125ns  (logic 20.123ns (22.328%)  route 70.002ns (77.672%))
  Logic Levels:           94  (CARRY4=57 FDRE=1 LUT3=4 LUT4=8 LUT5=12 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  rx_buffer_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[9]/Q
                         net (fo=106, routed)         5.853     6.272    led_OBUF[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.296     6.568 r  tx_buffer[4]_i_656/O
                         net (fo=1, routed)           0.000     6.568    tx_buffer[4]_i_656_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  tx_buffer_reg[4]_i_548/CO[3]
                         net (fo=1, routed)           0.000     7.118    tx_buffer_reg[4]_i_548_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  tx_buffer_reg[4]_i_439/CO[3]
                         net (fo=63, routed)          1.514     8.746    tx_buffer_reg[4]_i_439_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  tx_buffer[4]_i_545/O
                         net (fo=1, routed)           0.000     8.870    tx_buffer[4]_i_545_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.268 r  tx_buffer_reg[4]_i_438/CO[3]
                         net (fo=31, routed)          3.252    12.520    tx_buffer_reg[4]_i_438_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124    12.644 r  tx_buffer[4]_i_694/O
                         net (fo=7, routed)           1.001    13.645    tx_buffer[4]_i_694_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  tx_buffer[4]_i_669/O
                         net (fo=1, routed)           0.000    13.769    tx_buffer[4]_i_669_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  tx_buffer_reg[4]_i_562/CO[3]
                         net (fo=1, routed)           0.000    14.319    tx_buffer_reg[4]_i_562_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  tx_buffer_reg[4]_i_441/CO[3]
                         net (fo=71, routed)          2.247    16.680    tx_buffer_reg[4]_i_441_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    16.804 r  tx_buffer[4]_i_496/O
                         net (fo=1, routed)           0.630    17.434    tx_buffer[4]_i_496_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.838 r  tx_buffer_reg[4]_i_428/CO[3]
                         net (fo=30, routed)          1.679    19.516    tx_buffer_reg[4]_i_428_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124    19.640 r  tx_buffer[4]_i_680/O
                         net (fo=7, routed)           1.889    21.529    tx_buffer[4]_i_680_n_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    21.653 r  tx_buffer[4]_i_709/O
                         net (fo=1, routed)           0.000    21.653    tx_buffer[4]_i_709_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.029 r  tx_buffer_reg[4]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.029    tx_buffer_reg[4]_i_619_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.146 r  tx_buffer_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    22.146    tx_buffer_reg[4]_i_513_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.263 r  tx_buffer_reg[4]_i_431/CO[3]
                         net (fo=70, routed)          2.046    24.309    tx_buffer_reg[4]_i_431_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    24.433 r  tx_buffer[1]_i_401/O
                         net (fo=1, routed)           0.644    25.078    tx_buffer[1]_i_401_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.628 r  tx_buffer_reg[1]_i_325/CO[3]
                         net (fo=1, routed)           0.000    25.628    tx_buffer_reg[1]_i_325_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.745 r  tx_buffer_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    25.745    tx_buffer_reg[1]_i_233_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.862 r  tx_buffer_reg[1]_i_162/CO[3]
                         net (fo=34, routed)          1.802    27.664    tx_buffer_reg[1]_i_162_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124    27.788 r  tx_buffer[4]_i_578/O
                         net (fo=7, routed)           1.289    29.077    tx_buffer[4]_i_578_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124    29.201 r  tx_buffer[1]_i_394/O
                         net (fo=1, routed)           0.000    29.201    tx_buffer[1]_i_394_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.599 r  tx_buffer_reg[1]_i_315/CO[3]
                         net (fo=1, routed)           0.000    29.599    tx_buffer_reg[1]_i_315_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  tx_buffer_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000    29.713    tx_buffer_reg[1]_i_224_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  tx_buffer_reg[1]_i_161/CO[3]
                         net (fo=73, routed)          1.897    31.724    tx_buffer_reg[1]_i_161_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    31.848 r  tx_buffer[1]_i_346/O
                         net (fo=1, routed)           0.605    32.453    tx_buffer[1]_i_346_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.857 r  tx_buffer_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    32.857    tx_buffer_reg[1]_i_247_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.974 r  tx_buffer_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    32.974    tx_buffer_reg[1]_i_164_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.091 r  tx_buffer_reg[1]_i_113/CO[3]
                         net (fo=36, routed)          1.752    34.843    tx_buffer_reg[1]_i_113_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.124    34.967 r  tx_buffer[4]_i_480/O
                         net (fo=7, routed)           1.293    36.260    tx_buffer[4]_i_480_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124    36.384 r  tx_buffer[4]_i_491/O
                         net (fo=1, routed)           0.000    36.384    tx_buffer[4]_i_491_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.934 r  tx_buffer_reg[4]_i_418/CO[3]
                         net (fo=1, routed)           0.009    36.943    tx_buffer_reg[4]_i_418_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.057 r  tx_buffer_reg[4]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.057    tx_buffer_reg[4]_i_337_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  tx_buffer_reg[4]_i_246/CO[3]
                         net (fo=78, routed)          1.785    38.956    tx_buffer_reg[4]_i_246_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    39.080 r  tx_buffer[1]_i_358/O
                         net (fo=1, routed)           0.519    39.599    tx_buffer[1]_i_358_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.003 r  tx_buffer_reg[1]_i_264/CO[3]
                         net (fo=1, routed)           0.000    40.003    tx_buffer_reg[1]_i_264_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.120 r  tx_buffer_reg[1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.120    tx_buffer_reg[1]_i_173_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.237 r  tx_buffer_reg[1]_i_114/CO[3]
                         net (fo=35, routed)          1.622    41.859    tx_buffer_reg[1]_i_114_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.124    41.983 r  tx_buffer[4]_i_466/O
                         net (fo=7, routed)           1.670    43.653    tx_buffer[4]_i_466_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    43.777 r  tx_buffer[1]_i_372/O
                         net (fo=1, routed)           0.000    43.777    tx_buffer[1]_i_372_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.290 r  tx_buffer_reg[1]_i_273/CO[3]
                         net (fo=1, routed)           0.000    44.290    tx_buffer_reg[1]_i_273_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.407 r  tx_buffer_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.407    tx_buffer_reg[1]_i_182_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.524 r  tx_buffer_reg[1]_i_115/CO[3]
                         net (fo=74, routed)          2.000    46.524    tx_buffer_reg[1]_i_115_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    46.648 r  tx_buffer[1]_i_202/O
                         net (fo=1, routed)           0.472    47.120    tx_buffer[1]_i_202_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.518 r  tx_buffer_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.518    tx_buffer_reg[1]_i_121_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.632 r  tx_buffer_reg[1]_i_65/CO[3]
                         net (fo=36, routed)          1.439    49.071    tx_buffer_reg[1]_i_65_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124    49.195 r  tx_buffer[4]_i_313/O
                         net (fo=6, routed)           1.480    50.675    tx_buffer[4]_i_313_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.150    50.825 r  tx_buffer[4]_i_324/O
                         net (fo=1, routed)           0.000    50.825    tx_buffer[4]_i_324_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    51.178 r  tx_buffer_reg[4]_i_235/CO[3]
                         net (fo=1, routed)           0.000    51.178    tx_buffer_reg[4]_i_235_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.292 r  tx_buffer_reg[4]_i_157/CO[3]
                         net (fo=84, routed)          1.690    52.983    tx_buffer_reg[4]_i_157_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    53.107 r  tx_buffer[4]_i_443/O
                         net (fo=1, routed)           0.523    53.630    tx_buffer[4]_i_443_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    54.026 r  tx_buffer_reg[4]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.026    tx_buffer_reg[4]_i_352_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  tx_buffer_reg[4]_i_250/CO[3]
                         net (fo=1, routed)           0.000    54.143    tx_buffer_reg[4]_i_250_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.260 r  tx_buffer_reg[4]_i_159/CO[3]
                         net (fo=34, routed)          1.903    56.163    tx_buffer_reg[4]_i_159_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.124    56.287 r  tx_buffer[4]_i_196/O
                         net (fo=7, routed)           1.026    57.313    tx_buffer[4]_i_196_n_0
    SLICE_X13Y81         LUT4 (Prop_lut4_I0_O)        0.124    57.437 r  tx_buffer[4]_i_150/O
                         net (fo=1, routed)           0.000    57.437    tx_buffer[4]_i_150_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.969 r  tx_buffer_reg[4]_i_79/CO[3]
                         net (fo=81, routed)          1.367    59.336    tx_buffer_reg[4]_i_79_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    59.460 r  tx_buffer[4]_i_267/O
                         net (fo=1, routed)           0.569    60.028    tx_buffer[4]_i_267_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.548 r  tx_buffer_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.548    tx_buffer_reg[4]_i_181_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.665 r  tx_buffer_reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    60.665    tx_buffer_reg[4]_i_128_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.782 r  tx_buffer_reg[4]_i_77/CO[3]
                         net (fo=30, routed)          1.171    61.953    tx_buffer_reg[4]_i_77_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124    62.077 r  tx_buffer[2]_i_56/O
                         net (fo=7, routed)           1.719    63.796    tx_buffer[2]_i_56_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I1_O)        0.124    63.920 r  tx_buffer[2]_i_69/O
                         net (fo=1, routed)           0.000    63.920    tx_buffer[2]_i_69_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.453 r  tx_buffer_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.453    tx_buffer_reg[2]_i_40_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  tx_buffer_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.570    tx_buffer_reg[2]_i_19_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  tx_buffer_reg[2]_i_9/CO[3]
                         net (fo=84, routed)          2.243    66.930    tx_buffer_reg[2]_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    67.054 r  tx_buffer[1]_i_45/O
                         net (fo=1, routed)           0.551    67.605    tx_buffer[1]_i_45_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    68.001 r  tx_buffer_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.001    tx_buffer_reg[1]_i_13_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.118 r  tx_buffer_reg[1]_i_6/CO[3]
                         net (fo=32, routed)          1.343    69.461    tx_buffer_reg[1]_i_6_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.152    69.613 r  tx_buffer[1]_i_149/O
                         net (fo=7, routed)           1.525    71.138    tx_buffer[1]_i_149_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.348    71.486 r  tx_buffer[1]_i_159/O
                         net (fo=1, routed)           0.000    71.486    tx_buffer[1]_i_159_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.018 r  tx_buffer_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    72.018    tx_buffer_reg[1]_i_90_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.132 r  tx_buffer_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.132    tx_buffer_reg[1]_i_35_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.246 r  tx_buffer_reg[1]_i_12/CO[3]
                         net (fo=85, routed)          2.208    74.454    tx_buffer_reg[1]_i_12_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.124    74.578 r  tx_buffer[3]_i_126/O
                         net (fo=1, routed)           0.406    74.985    tx_buffer[3]_i_126_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    75.370 r  tx_buffer_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    75.370    tx_buffer_reg[3]_i_96_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.484 r  tx_buffer_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.484    tx_buffer_reg[3]_i_45_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.598 r  tx_buffer_reg[3]_i_16/CO[3]
                         net (fo=31, routed)          1.748    77.345    tx_buffer_reg[3]_i_16_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.152    77.497 r  tx_buffer[4]_i_169/O
                         net (fo=7, routed)           1.585    79.082    tx_buffer[4]_i_169_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.332    79.414 r  tx_buffer[4]_i_177/O
                         net (fo=1, routed)           0.000    79.414    tx_buffer[4]_i_177_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.964 r  tx_buffer_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    79.964    tx_buffer_reg[4]_i_111_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.078 r  tx_buffer_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.078    tx_buffer_reg[4]_i_60_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.192 r  tx_buffer_reg[4]_i_23/CO[3]
                         net (fo=71, routed)          2.276    82.468    tx_buffer_reg[4]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    82.592 r  tx_buffer[3]_i_65/O
                         net (fo=1, routed)           0.467    83.059    tx_buffer[3]_i_65_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    83.609 r  tx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.609    tx_buffer_reg[3]_i_22_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.726 r  tx_buffer_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.726    tx_buffer_reg[3]_i_5_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.843 r  tx_buffer_reg[3]_i_2/CO[3]
                         net (fo=53, routed)          2.214    86.057    tx_buffer_reg[3]_i_2_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I4_O)        0.124    86.181 f  tx_buffer[4]_i_96/O
                         net (fo=2, routed)           0.812    86.993    tx_buffer[4]_i_96_n_0
    SLICE_X12Y89         LUT6 (Prop_lut6_I5_O)        0.124    87.117 r  tx_buffer[4]_i_48/O
                         net (fo=1, routed)           0.000    87.117    tx_buffer[4]_i_48_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.493 r  tx_buffer_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.493    tx_buffer_reg[4]_i_18_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.610 r  tx_buffer_reg[4]_i_5/CO[3]
                         net (fo=3, routed)           1.371    88.980    i_symmetrization/ls[23]3
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124    89.104 r  tx_buffer[2]_i_2/O
                         net (fo=3, routed)           0.897    90.001    tx_buffer[2]_i_2_n_0
    SLICE_X8Y95          LUT4 (Prop_lut4_I0_O)        0.124    90.125 r  tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    90.125    l[2]
    SLICE_X8Y95          FDRE                                         r  tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.289ns  (logic 20.136ns (22.551%)  route 69.153ns (77.449%))
  Logic Levels:           93  (CARRY4=57 FDRE=1 LUT3=4 LUT4=7 LUT5=12 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  rx_buffer_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[9]/Q
                         net (fo=106, routed)         5.853     6.272    led_OBUF[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.296     6.568 r  tx_buffer[4]_i_656/O
                         net (fo=1, routed)           0.000     6.568    tx_buffer[4]_i_656_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  tx_buffer_reg[4]_i_548/CO[3]
                         net (fo=1, routed)           0.000     7.118    tx_buffer_reg[4]_i_548_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  tx_buffer_reg[4]_i_439/CO[3]
                         net (fo=63, routed)          1.514     8.746    tx_buffer_reg[4]_i_439_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  tx_buffer[4]_i_545/O
                         net (fo=1, routed)           0.000     8.870    tx_buffer[4]_i_545_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.268 r  tx_buffer_reg[4]_i_438/CO[3]
                         net (fo=31, routed)          3.252    12.520    tx_buffer_reg[4]_i_438_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124    12.644 r  tx_buffer[4]_i_694/O
                         net (fo=7, routed)           1.001    13.645    tx_buffer[4]_i_694_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  tx_buffer[4]_i_669/O
                         net (fo=1, routed)           0.000    13.769    tx_buffer[4]_i_669_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  tx_buffer_reg[4]_i_562/CO[3]
                         net (fo=1, routed)           0.000    14.319    tx_buffer_reg[4]_i_562_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  tx_buffer_reg[4]_i_441/CO[3]
                         net (fo=71, routed)          2.247    16.680    tx_buffer_reg[4]_i_441_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    16.804 r  tx_buffer[4]_i_496/O
                         net (fo=1, routed)           0.630    17.434    tx_buffer[4]_i_496_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.838 r  tx_buffer_reg[4]_i_428/CO[3]
                         net (fo=30, routed)          1.679    19.516    tx_buffer_reg[4]_i_428_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124    19.640 r  tx_buffer[4]_i_680/O
                         net (fo=7, routed)           1.889    21.529    tx_buffer[4]_i_680_n_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    21.653 r  tx_buffer[4]_i_709/O
                         net (fo=1, routed)           0.000    21.653    tx_buffer[4]_i_709_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.029 r  tx_buffer_reg[4]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.029    tx_buffer_reg[4]_i_619_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.146 r  tx_buffer_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    22.146    tx_buffer_reg[4]_i_513_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.263 r  tx_buffer_reg[4]_i_431/CO[3]
                         net (fo=70, routed)          2.046    24.309    tx_buffer_reg[4]_i_431_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    24.433 r  tx_buffer[1]_i_401/O
                         net (fo=1, routed)           0.644    25.078    tx_buffer[1]_i_401_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.628 r  tx_buffer_reg[1]_i_325/CO[3]
                         net (fo=1, routed)           0.000    25.628    tx_buffer_reg[1]_i_325_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.745 r  tx_buffer_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    25.745    tx_buffer_reg[1]_i_233_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.862 r  tx_buffer_reg[1]_i_162/CO[3]
                         net (fo=34, routed)          1.802    27.664    tx_buffer_reg[1]_i_162_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124    27.788 r  tx_buffer[4]_i_578/O
                         net (fo=7, routed)           1.289    29.077    tx_buffer[4]_i_578_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124    29.201 r  tx_buffer[1]_i_394/O
                         net (fo=1, routed)           0.000    29.201    tx_buffer[1]_i_394_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.599 r  tx_buffer_reg[1]_i_315/CO[3]
                         net (fo=1, routed)           0.000    29.599    tx_buffer_reg[1]_i_315_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  tx_buffer_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000    29.713    tx_buffer_reg[1]_i_224_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  tx_buffer_reg[1]_i_161/CO[3]
                         net (fo=73, routed)          1.897    31.724    tx_buffer_reg[1]_i_161_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    31.848 r  tx_buffer[1]_i_346/O
                         net (fo=1, routed)           0.605    32.453    tx_buffer[1]_i_346_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.857 r  tx_buffer_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    32.857    tx_buffer_reg[1]_i_247_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.974 r  tx_buffer_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    32.974    tx_buffer_reg[1]_i_164_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.091 r  tx_buffer_reg[1]_i_113/CO[3]
                         net (fo=36, routed)          1.752    34.843    tx_buffer_reg[1]_i_113_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.124    34.967 r  tx_buffer[4]_i_480/O
                         net (fo=7, routed)           1.293    36.260    tx_buffer[4]_i_480_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124    36.384 r  tx_buffer[4]_i_491/O
                         net (fo=1, routed)           0.000    36.384    tx_buffer[4]_i_491_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.934 r  tx_buffer_reg[4]_i_418/CO[3]
                         net (fo=1, routed)           0.009    36.943    tx_buffer_reg[4]_i_418_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.057 r  tx_buffer_reg[4]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.057    tx_buffer_reg[4]_i_337_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  tx_buffer_reg[4]_i_246/CO[3]
                         net (fo=78, routed)          1.785    38.956    tx_buffer_reg[4]_i_246_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    39.080 r  tx_buffer[1]_i_358/O
                         net (fo=1, routed)           0.519    39.599    tx_buffer[1]_i_358_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.003 r  tx_buffer_reg[1]_i_264/CO[3]
                         net (fo=1, routed)           0.000    40.003    tx_buffer_reg[1]_i_264_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.120 r  tx_buffer_reg[1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.120    tx_buffer_reg[1]_i_173_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.237 r  tx_buffer_reg[1]_i_114/CO[3]
                         net (fo=35, routed)          1.622    41.859    tx_buffer_reg[1]_i_114_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.124    41.983 r  tx_buffer[4]_i_466/O
                         net (fo=7, routed)           1.670    43.653    tx_buffer[4]_i_466_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    43.777 r  tx_buffer[1]_i_372/O
                         net (fo=1, routed)           0.000    43.777    tx_buffer[1]_i_372_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.290 r  tx_buffer_reg[1]_i_273/CO[3]
                         net (fo=1, routed)           0.000    44.290    tx_buffer_reg[1]_i_273_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.407 r  tx_buffer_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.407    tx_buffer_reg[1]_i_182_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.524 r  tx_buffer_reg[1]_i_115/CO[3]
                         net (fo=74, routed)          2.000    46.524    tx_buffer_reg[1]_i_115_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    46.648 r  tx_buffer[1]_i_202/O
                         net (fo=1, routed)           0.472    47.120    tx_buffer[1]_i_202_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.518 r  tx_buffer_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.518    tx_buffer_reg[1]_i_121_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.632 r  tx_buffer_reg[1]_i_65/CO[3]
                         net (fo=36, routed)          1.439    49.071    tx_buffer_reg[1]_i_65_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124    49.195 r  tx_buffer[4]_i_313/O
                         net (fo=6, routed)           1.480    50.675    tx_buffer[4]_i_313_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.150    50.825 r  tx_buffer[4]_i_324/O
                         net (fo=1, routed)           0.000    50.825    tx_buffer[4]_i_324_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    51.178 r  tx_buffer_reg[4]_i_235/CO[3]
                         net (fo=1, routed)           0.000    51.178    tx_buffer_reg[4]_i_235_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.292 r  tx_buffer_reg[4]_i_157/CO[3]
                         net (fo=84, routed)          1.690    52.983    tx_buffer_reg[4]_i_157_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    53.107 r  tx_buffer[4]_i_443/O
                         net (fo=1, routed)           0.523    53.630    tx_buffer[4]_i_443_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    54.026 r  tx_buffer_reg[4]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.026    tx_buffer_reg[4]_i_352_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  tx_buffer_reg[4]_i_250/CO[3]
                         net (fo=1, routed)           0.000    54.143    tx_buffer_reg[4]_i_250_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.260 r  tx_buffer_reg[4]_i_159/CO[3]
                         net (fo=34, routed)          1.903    56.163    tx_buffer_reg[4]_i_159_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.124    56.287 r  tx_buffer[4]_i_196/O
                         net (fo=7, routed)           1.026    57.313    tx_buffer[4]_i_196_n_0
    SLICE_X13Y81         LUT4 (Prop_lut4_I0_O)        0.124    57.437 r  tx_buffer[4]_i_150/O
                         net (fo=1, routed)           0.000    57.437    tx_buffer[4]_i_150_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.969 r  tx_buffer_reg[4]_i_79/CO[3]
                         net (fo=81, routed)          1.367    59.336    tx_buffer_reg[4]_i_79_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    59.460 r  tx_buffer[4]_i_267/O
                         net (fo=1, routed)           0.569    60.028    tx_buffer[4]_i_267_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.548 r  tx_buffer_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.548    tx_buffer_reg[4]_i_181_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.665 r  tx_buffer_reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    60.665    tx_buffer_reg[4]_i_128_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.782 r  tx_buffer_reg[4]_i_77/CO[3]
                         net (fo=30, routed)          1.171    61.953    tx_buffer_reg[4]_i_77_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124    62.077 r  tx_buffer[2]_i_56/O
                         net (fo=7, routed)           1.719    63.796    tx_buffer[2]_i_56_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I1_O)        0.124    63.920 r  tx_buffer[2]_i_69/O
                         net (fo=1, routed)           0.000    63.920    tx_buffer[2]_i_69_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.453 r  tx_buffer_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.453    tx_buffer_reg[2]_i_40_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  tx_buffer_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.570    tx_buffer_reg[2]_i_19_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  tx_buffer_reg[2]_i_9/CO[3]
                         net (fo=84, routed)          2.243    66.930    tx_buffer_reg[2]_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    67.054 r  tx_buffer[1]_i_45/O
                         net (fo=1, routed)           0.551    67.605    tx_buffer[1]_i_45_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    68.001 r  tx_buffer_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.001    tx_buffer_reg[1]_i_13_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.118 r  tx_buffer_reg[1]_i_6/CO[3]
                         net (fo=32, routed)          1.343    69.461    tx_buffer_reg[1]_i_6_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.152    69.613 r  tx_buffer[1]_i_149/O
                         net (fo=7, routed)           1.525    71.138    tx_buffer[1]_i_149_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.348    71.486 r  tx_buffer[1]_i_159/O
                         net (fo=1, routed)           0.000    71.486    tx_buffer[1]_i_159_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.018 r  tx_buffer_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    72.018    tx_buffer_reg[1]_i_90_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.132 r  tx_buffer_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.132    tx_buffer_reg[1]_i_35_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.246 r  tx_buffer_reg[1]_i_12/CO[3]
                         net (fo=85, routed)          2.208    74.454    tx_buffer_reg[1]_i_12_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.124    74.578 r  tx_buffer[3]_i_126/O
                         net (fo=1, routed)           0.406    74.985    tx_buffer[3]_i_126_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    75.370 r  tx_buffer_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    75.370    tx_buffer_reg[3]_i_96_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.484 r  tx_buffer_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.484    tx_buffer_reg[3]_i_45_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.598 r  tx_buffer_reg[3]_i_16/CO[3]
                         net (fo=31, routed)          1.748    77.345    tx_buffer_reg[3]_i_16_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.152    77.497 r  tx_buffer[4]_i_169/O
                         net (fo=7, routed)           1.585    79.082    tx_buffer[4]_i_169_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.332    79.414 r  tx_buffer[4]_i_177/O
                         net (fo=1, routed)           0.000    79.414    tx_buffer[4]_i_177_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.964 r  tx_buffer_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    79.964    tx_buffer_reg[4]_i_111_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.078 r  tx_buffer_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.078    tx_buffer_reg[4]_i_60_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.192 r  tx_buffer_reg[4]_i_23/CO[3]
                         net (fo=71, routed)          2.276    82.468    tx_buffer_reg[4]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    82.592 r  tx_buffer[3]_i_65/O
                         net (fo=1, routed)           0.467    83.059    tx_buffer[3]_i_65_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    83.609 r  tx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.609    tx_buffer_reg[3]_i_22_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.726 r  tx_buffer_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.726    tx_buffer_reg[3]_i_5_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.843 r  tx_buffer_reg[3]_i_2/CO[3]
                         net (fo=53, routed)          2.214    86.057    tx_buffer_reg[3]_i_2_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I4_O)        0.124    86.181 f  tx_buffer[4]_i_96/O
                         net (fo=2, routed)           0.591    86.772    tx_buffer[4]_i_96_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.124    86.896 r  tx_buffer[4]_i_38/O
                         net (fo=1, routed)           0.000    86.896    tx_buffer[4]_i_38_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.409 r  tx_buffer_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.409    tx_buffer_reg[4]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.526 f  tx_buffer_reg[4]_i_4/CO[3]
                         net (fo=4, routed)           1.639    89.165    tx_buffer_reg[4]_i_4_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124    89.289 r  tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    89.289    l[3]
    SLICE_X9Y95          FDRE                                         r  tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.886ns  (logic 20.136ns (22.654%)  route 68.750ns (77.346%))
  Logic Levels:           93  (CARRY4=57 FDRE=1 LUT3=4 LUT4=7 LUT5=13 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  rx_buffer_reg[9]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[9]/Q
                         net (fo=106, routed)         5.853     6.272    led_OBUF[9]
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.296     6.568 r  tx_buffer[4]_i_656/O
                         net (fo=1, routed)           0.000     6.568    tx_buffer[4]_i_656_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  tx_buffer_reg[4]_i_548/CO[3]
                         net (fo=1, routed)           0.000     7.118    tx_buffer_reg[4]_i_548_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  tx_buffer_reg[4]_i_439/CO[3]
                         net (fo=63, routed)          1.514     8.746    tx_buffer_reg[4]_i_439_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.870 r  tx_buffer[4]_i_545/O
                         net (fo=1, routed)           0.000     8.870    tx_buffer[4]_i_545_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.268 r  tx_buffer_reg[4]_i_438/CO[3]
                         net (fo=31, routed)          3.252    12.520    tx_buffer_reg[4]_i_438_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I1_O)        0.124    12.644 r  tx_buffer[4]_i_694/O
                         net (fo=7, routed)           1.001    13.645    tx_buffer[4]_i_694_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.124    13.769 r  tx_buffer[4]_i_669/O
                         net (fo=1, routed)           0.000    13.769    tx_buffer[4]_i_669_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.319 r  tx_buffer_reg[4]_i_562/CO[3]
                         net (fo=1, routed)           0.000    14.319    tx_buffer_reg[4]_i_562_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.433 r  tx_buffer_reg[4]_i_441/CO[3]
                         net (fo=71, routed)          2.247    16.680    tx_buffer_reg[4]_i_441_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I2_O)        0.124    16.804 r  tx_buffer[4]_i_496/O
                         net (fo=1, routed)           0.630    17.434    tx_buffer[4]_i_496_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.838 r  tx_buffer_reg[4]_i_428/CO[3]
                         net (fo=30, routed)          1.679    19.516    tx_buffer_reg[4]_i_428_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.124    19.640 r  tx_buffer[4]_i_680/O
                         net (fo=7, routed)           1.889    21.529    tx_buffer[4]_i_680_n_0
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.124    21.653 r  tx_buffer[4]_i_709/O
                         net (fo=1, routed)           0.000    21.653    tx_buffer[4]_i_709_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.029 r  tx_buffer_reg[4]_i_619/CO[3]
                         net (fo=1, routed)           0.000    22.029    tx_buffer_reg[4]_i_619_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.146 r  tx_buffer_reg[4]_i_513/CO[3]
                         net (fo=1, routed)           0.000    22.146    tx_buffer_reg[4]_i_513_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.263 r  tx_buffer_reg[4]_i_431/CO[3]
                         net (fo=70, routed)          2.046    24.309    tx_buffer_reg[4]_i_431_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    24.433 r  tx_buffer[1]_i_401/O
                         net (fo=1, routed)           0.644    25.078    tx_buffer[1]_i_401_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.628 r  tx_buffer_reg[1]_i_325/CO[3]
                         net (fo=1, routed)           0.000    25.628    tx_buffer_reg[1]_i_325_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.745 r  tx_buffer_reg[1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    25.745    tx_buffer_reg[1]_i_233_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.862 r  tx_buffer_reg[1]_i_162/CO[3]
                         net (fo=34, routed)          1.802    27.664    tx_buffer_reg[1]_i_162_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.124    27.788 r  tx_buffer[4]_i_578/O
                         net (fo=7, routed)           1.289    29.077    tx_buffer[4]_i_578_n_0
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.124    29.201 r  tx_buffer[1]_i_394/O
                         net (fo=1, routed)           0.000    29.201    tx_buffer[1]_i_394_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.599 r  tx_buffer_reg[1]_i_315/CO[3]
                         net (fo=1, routed)           0.000    29.599    tx_buffer_reg[1]_i_315_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  tx_buffer_reg[1]_i_224/CO[3]
                         net (fo=1, routed)           0.000    29.713    tx_buffer_reg[1]_i_224_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  tx_buffer_reg[1]_i_161/CO[3]
                         net (fo=73, routed)          1.897    31.724    tx_buffer_reg[1]_i_161_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.124    31.848 r  tx_buffer[1]_i_346/O
                         net (fo=1, routed)           0.605    32.453    tx_buffer[1]_i_346_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.857 r  tx_buffer_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    32.857    tx_buffer_reg[1]_i_247_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.974 r  tx_buffer_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    32.974    tx_buffer_reg[1]_i_164_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.091 r  tx_buffer_reg[1]_i_113/CO[3]
                         net (fo=36, routed)          1.752    34.843    tx_buffer_reg[1]_i_113_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I1_O)        0.124    34.967 r  tx_buffer[4]_i_480/O
                         net (fo=7, routed)           1.293    36.260    tx_buffer[4]_i_480_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124    36.384 r  tx_buffer[4]_i_491/O
                         net (fo=1, routed)           0.000    36.384    tx_buffer[4]_i_491_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.934 r  tx_buffer_reg[4]_i_418/CO[3]
                         net (fo=1, routed)           0.009    36.943    tx_buffer_reg[4]_i_418_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.057 r  tx_buffer_reg[4]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.057    tx_buffer_reg[4]_i_337_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  tx_buffer_reg[4]_i_246/CO[3]
                         net (fo=78, routed)          1.785    38.956    tx_buffer_reg[4]_i_246_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    39.080 r  tx_buffer[1]_i_358/O
                         net (fo=1, routed)           0.519    39.599    tx_buffer[1]_i_358_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    40.003 r  tx_buffer_reg[1]_i_264/CO[3]
                         net (fo=1, routed)           0.000    40.003    tx_buffer_reg[1]_i_264_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.120 r  tx_buffer_reg[1]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.120    tx_buffer_reg[1]_i_173_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.237 r  tx_buffer_reg[1]_i_114/CO[3]
                         net (fo=35, routed)          1.622    41.859    tx_buffer_reg[1]_i_114_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.124    41.983 r  tx_buffer[4]_i_466/O
                         net (fo=7, routed)           1.670    43.653    tx_buffer[4]_i_466_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.124    43.777 r  tx_buffer[1]_i_372/O
                         net (fo=1, routed)           0.000    43.777    tx_buffer[1]_i_372_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.290 r  tx_buffer_reg[1]_i_273/CO[3]
                         net (fo=1, routed)           0.000    44.290    tx_buffer_reg[1]_i_273_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.407 r  tx_buffer_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000    44.407    tx_buffer_reg[1]_i_182_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.524 r  tx_buffer_reg[1]_i_115/CO[3]
                         net (fo=74, routed)          2.000    46.524    tx_buffer_reg[1]_i_115_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124    46.648 r  tx_buffer[1]_i_202/O
                         net (fo=1, routed)           0.472    47.120    tx_buffer[1]_i_202_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    47.518 r  tx_buffer_reg[1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.518    tx_buffer_reg[1]_i_121_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.632 r  tx_buffer_reg[1]_i_65/CO[3]
                         net (fo=36, routed)          1.439    49.071    tx_buffer_reg[1]_i_65_n_0
    SLICE_X15Y74         LUT5 (Prop_lut5_I1_O)        0.124    49.195 r  tx_buffer[4]_i_313/O
                         net (fo=6, routed)           1.480    50.675    tx_buffer[4]_i_313_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.150    50.825 r  tx_buffer[4]_i_324/O
                         net (fo=1, routed)           0.000    50.825    tx_buffer[4]_i_324_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    51.178 r  tx_buffer_reg[4]_i_235/CO[3]
                         net (fo=1, routed)           0.000    51.178    tx_buffer_reg[4]_i_235_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.292 r  tx_buffer_reg[4]_i_157/CO[3]
                         net (fo=84, routed)          1.690    52.983    tx_buffer_reg[4]_i_157_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124    53.107 r  tx_buffer[4]_i_443/O
                         net (fo=1, routed)           0.523    53.630    tx_buffer[4]_i_443_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    54.026 r  tx_buffer_reg[4]_i_352/CO[3]
                         net (fo=1, routed)           0.000    54.026    tx_buffer_reg[4]_i_352_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  tx_buffer_reg[4]_i_250/CO[3]
                         net (fo=1, routed)           0.000    54.143    tx_buffer_reg[4]_i_250_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.260 r  tx_buffer_reg[4]_i_159/CO[3]
                         net (fo=34, routed)          1.903    56.163    tx_buffer_reg[4]_i_159_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I1_O)        0.124    56.287 r  tx_buffer[4]_i_196/O
                         net (fo=7, routed)           1.026    57.313    tx_buffer[4]_i_196_n_0
    SLICE_X13Y81         LUT4 (Prop_lut4_I0_O)        0.124    57.437 r  tx_buffer[4]_i_150/O
                         net (fo=1, routed)           0.000    57.437    tx_buffer[4]_i_150_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.969 r  tx_buffer_reg[4]_i_79/CO[3]
                         net (fo=81, routed)          1.367    59.336    tx_buffer_reg[4]_i_79_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I2_O)        0.124    59.460 r  tx_buffer[4]_i_267/O
                         net (fo=1, routed)           0.569    60.028    tx_buffer[4]_i_267_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.548 r  tx_buffer_reg[4]_i_181/CO[3]
                         net (fo=1, routed)           0.000    60.548    tx_buffer_reg[4]_i_181_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.665 r  tx_buffer_reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    60.665    tx_buffer_reg[4]_i_128_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.782 r  tx_buffer_reg[4]_i_77/CO[3]
                         net (fo=30, routed)          1.171    61.953    tx_buffer_reg[4]_i_77_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I1_O)        0.124    62.077 r  tx_buffer[2]_i_56/O
                         net (fo=7, routed)           1.719    63.796    tx_buffer[2]_i_56_n_0
    SLICE_X10Y83         LUT3 (Prop_lut3_I1_O)        0.124    63.920 r  tx_buffer[2]_i_69/O
                         net (fo=1, routed)           0.000    63.920    tx_buffer[2]_i_69_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.453 r  tx_buffer_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.453    tx_buffer_reg[2]_i_40_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.570 r  tx_buffer_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.570    tx_buffer_reg[2]_i_19_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.687 r  tx_buffer_reg[2]_i_9/CO[3]
                         net (fo=84, routed)          2.243    66.930    tx_buffer_reg[2]_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.124    67.054 r  tx_buffer[1]_i_45/O
                         net (fo=1, routed)           0.551    67.605    tx_buffer[1]_i_45_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    68.001 r  tx_buffer_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    68.001    tx_buffer_reg[1]_i_13_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.118 r  tx_buffer_reg[1]_i_6/CO[3]
                         net (fo=32, routed)          1.343    69.461    tx_buffer_reg[1]_i_6_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.152    69.613 r  tx_buffer[1]_i_149/O
                         net (fo=7, routed)           1.525    71.138    tx_buffer[1]_i_149_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.348    71.486 r  tx_buffer[1]_i_159/O
                         net (fo=1, routed)           0.000    71.486    tx_buffer[1]_i_159_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.018 r  tx_buffer_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    72.018    tx_buffer_reg[1]_i_90_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.132 r  tx_buffer_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.132    tx_buffer_reg[1]_i_35_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.246 r  tx_buffer_reg[1]_i_12/CO[3]
                         net (fo=85, routed)          2.208    74.454    tx_buffer_reg[1]_i_12_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.124    74.578 r  tx_buffer[3]_i_126/O
                         net (fo=1, routed)           0.406    74.985    tx_buffer[3]_i_126_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    75.370 r  tx_buffer_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    75.370    tx_buffer_reg[3]_i_96_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.484 r  tx_buffer_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.484    tx_buffer_reg[3]_i_45_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.598 r  tx_buffer_reg[3]_i_16/CO[3]
                         net (fo=31, routed)          1.748    77.345    tx_buffer_reg[3]_i_16_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.152    77.497 r  tx_buffer[4]_i_169/O
                         net (fo=7, routed)           1.585    79.082    tx_buffer[4]_i_169_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I1_O)        0.332    79.414 r  tx_buffer[4]_i_177/O
                         net (fo=1, routed)           0.000    79.414    tx_buffer[4]_i_177_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.964 r  tx_buffer_reg[4]_i_111/CO[3]
                         net (fo=1, routed)           0.000    79.964    tx_buffer_reg[4]_i_111_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.078 r  tx_buffer_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    80.078    tx_buffer_reg[4]_i_60_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.192 r  tx_buffer_reg[4]_i_23/CO[3]
                         net (fo=71, routed)          2.276    82.468    tx_buffer_reg[4]_i_23_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I2_O)        0.124    82.592 r  tx_buffer[3]_i_65/O
                         net (fo=1, routed)           0.467    83.059    tx_buffer[3]_i_65_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    83.609 r  tx_buffer_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.609    tx_buffer_reg[3]_i_22_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.726 r  tx_buffer_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.726    tx_buffer_reg[3]_i_5_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.843 r  tx_buffer_reg[3]_i_2/CO[3]
                         net (fo=53, routed)          2.214    86.057    tx_buffer_reg[3]_i_2_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I4_O)        0.124    86.181 f  tx_buffer[4]_i_96/O
                         net (fo=2, routed)           0.591    86.772    tx_buffer[4]_i_96_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.124    86.896 r  tx_buffer[4]_i_38/O
                         net (fo=1, routed)           0.000    86.896    tx_buffer[4]_i_38_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.409 r  tx_buffer_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.409    tx_buffer_reg[4]_i_9_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.526 f  tx_buffer_reg[4]_i_4/CO[3]
                         net (fo=4, routed)           1.236    88.762    tx_buffer_reg[4]_i_4_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124    88.886 r  tx_buffer[4]_i_3/O
                         net (fo=1, routed)           0.000    88.886    l[4]
    SLICE_X9Y95          FDRE                                         r  tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_tx/txd_reg_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 4.011ns (44.552%)  route 4.992ns (55.448%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDSE                         0.000     0.000 r  i_uart_tx/txd_reg_reg/C
    SLICE_X4Y97          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  i_uart_tx/txd_reg_reg/Q
                         net (fo=1, routed)           4.992     5.448    uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.004 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.004    uart_txd
    D4                                                                r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.009ns (56.447%)  route 3.093ns (43.553%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  rx_buffer_reg[2]_lopt_replica/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.093     3.549    rx_buffer_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.102 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.102    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 3.976ns (56.421%)  route 3.071ns (43.579%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  rx_buffer_reg[0]_lopt_replica/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.071     3.527    rx_buffer_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.048 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.048    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 3.991ns (59.640%)  route 2.701ns (40.360%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  rx_buffer_reg[1]_lopt_replica/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_buffer_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.701     3.157    rx_buffer_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.692 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.692    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 4.160ns (65.107%)  route 2.229ns (34.893%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  rx_buffer_reg[15]_lopt_replica/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_buffer_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.229     2.648    rx_buffer_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.741     6.389 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.389    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.141ns (62.998%)  route 0.083ns (37.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[2]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/uart_rx_data_reg[2]/Q
                         net (fo=5, routed)           0.083     0.224    uart_rx_data[2]
    SLICE_X0Y71          FDRE                                         r  rx_buffer_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[7]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    i_uart_rx/recieved_data[7]
    SLICE_X1Y69          FDRE                                         r  i_uart_rx/uart_rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[6]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/uart_rx_data_reg[6]/Q
                         net (fo=5, routed)           0.124     0.265    uart_rx_data[6]
    SLICE_X0Y70          FDRE                                         r  rx_buffer_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[2]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    i_uart_rx/recieved_data[2]
    SLICE_X1Y71          FDRE                                         r  i_uart_rx/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer_reg[12]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.193%)  route 0.138ns (51.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[4]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_uart_rx/uart_rx_data_reg[4]/Q
                         net (fo=5, routed)           0.138     0.266    uart_rx_data[4]
    SLICE_X0Y71          FDRE                                         r  rx_buffer_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.900%)  route 0.126ns (47.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[1]/Q
                         net (fo=2, routed)           0.126     0.267    i_uart_rx/recieved_data[1]
    SLICE_X1Y71          FDRE                                         r  i_uart_rx/uart_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.900%)  route 0.126ns (47.100%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    i_uart_rx/recieved_data[3]
    SLICE_X1Y71          FDRE                                         r  i_uart_rx/uart_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/recieved_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.249%)  route 0.129ns (47.751%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[4]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[4]/Q
                         net (fo=2, routed)           0.129     0.270    i_uart_rx/recieved_data[4]
    SLICE_X1Y70          FDRE                                         r  i_uart_rx/recieved_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/recieved_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_uart_rx/uart_rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.249%)  route 0.129ns (47.751%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  i_uart_rx/recieved_data_reg[4]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_uart_rx/recieved_data_reg[4]/Q
                         net (fo=2, routed)           0.129     0.270    i_uart_rx/recieved_data[4]
    SLICE_X1Y71          FDRE                                         r  i_uart_rx/uart_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_rx/uart_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_buffer_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.147%)  route 0.143ns (52.853%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  i_uart_rx/uart_rx_data_reg[4]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i_uart_rx/uart_rx_data_reg[4]/Q
                         net (fo=5, routed)           0.143     0.271    uart_rx_data[4]
    SLICE_X0Y72          FDRE                                         r  rx_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------





