#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_cache {
	// RAM Box: {[7, 1071], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_cache {
	// RAM Box: {[6, 1070], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_cache {
	// RAM Box: {[5, 1069], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_cache {
	// RAM Box: {[4, 1068], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_cache {
	// RAM Box: {[3, 1067], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_cache {
	// RAM Box: {[2, 1066], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_cache {
	// RAM Box: {[1, 1065], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_cache {
	// RAM Box: {[0, 1064], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 136
	// # of read delays: 132
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 136
	// # of read delays: 132
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 136
	// # of read delays: 132
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 137
	// # of read delays: 132
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 137
	// # of read delays: 132
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 137
	// # of read delays: 132
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 137
	// # of read delays: 132
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 137
	// # of read delays: 132
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[10 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[9 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[8 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[10 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[9 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[8 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
    // { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // # of banks: 24
  gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_cache gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166;
  gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_cache gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167;
  gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_cache gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168;
  gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_cache gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169;
  gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_cache gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170;
  gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_cache gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171;
  gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_cache gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172;
  gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_cache gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173;
  gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_cache gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150;
  gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_cache gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151;
  gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_cache gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152;
  gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_cache gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153;
  gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_cache gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154;
  gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_cache gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155;
  gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_cache gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156;
  gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_cache gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157;
  gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_cache gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134;
  gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_cache gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135;
  gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_cache gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136;
  gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_cache gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137;
  gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_cache gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138;
  gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_cache gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139;
  gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_cache gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140;
  gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_cache gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141;
};



inline void gp_in0_1_buf8_gp_in0_110_merged2898_2174_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2174, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166.push(gp_in0_1_buf8_gp_in0_110_merged2898_2174);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153.push(gp_in0_1_buf8_gp_in0_110_merged2898_2174);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137.push(gp_in0_1_buf8_gp_in0_110_merged2898_2174);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2175_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2175, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167.push(gp_in0_1_buf8_gp_in0_110_merged2898_2175);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154.push(gp_in0_1_buf8_gp_in0_110_merged2898_2175);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138.push(gp_in0_1_buf8_gp_in0_110_merged2898_2175);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2176_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2176, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168.push(gp_in0_1_buf8_gp_in0_110_merged2898_2176);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155.push(gp_in0_1_buf8_gp_in0_110_merged2898_2176);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139.push(gp_in0_1_buf8_gp_in0_110_merged2898_2176);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2177_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2177, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169.push(gp_in0_1_buf8_gp_in0_110_merged2898_2177);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156.push(gp_in0_1_buf8_gp_in0_110_merged2898_2177);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140.push(gp_in0_1_buf8_gp_in0_110_merged2898_2177);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2178_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2178, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170.push(gp_in0_1_buf8_gp_in0_110_merged2898_2178);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157.push(gp_in0_1_buf8_gp_in0_110_merged2898_2178);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141.push(gp_in0_1_buf8_gp_in0_110_merged2898_2178);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2179_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2179, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171.push(gp_in0_1_buf8_gp_in0_110_merged2898_2179);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150.push(gp_in0_1_buf8_gp_in0_110_merged2898_2179);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134.push(gp_in0_1_buf8_gp_in0_110_merged2898_2179);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2180_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2180, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172.push(gp_in0_1_buf8_gp_in0_110_merged2898_2180);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151.push(gp_in0_1_buf8_gp_in0_110_merged2898_2180);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135.push(gp_in0_1_buf8_gp_in0_110_merged2898_2180);
}

inline void gp_in0_1_buf8_gp_in0_110_merged2898_2181_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged2898_2181, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173.push(gp_in0_1_buf8_gp_in0_110_merged2898_2181);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152.push(gp_in0_1_buf8_gp_in0_110_merged2898_2181);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136.push(gp_in0_1_buf8_gp_in0_110_merged2898_2181);
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2174 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2174;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2175 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2175;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2176 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2176;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2177 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2177;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2178 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2178;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2179 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2179;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2180 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2180;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173 read pattern: { gp_in0_1_buf8_ld314_merged2734[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[8gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 133 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2181 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2181;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[10 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2179 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2179;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[9 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2180 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2180;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[8 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2181 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2181;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2174 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2174;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2175 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2175;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2176 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2176;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2177 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2177;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157 read pattern: { gp_in0_1_buf8_ld318_merged2776[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2178 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2178;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[10 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2179 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2179_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (135) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((132 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2179;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[9 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2180 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2180_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (135) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((132 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2180;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[8 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2181 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2181_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (135) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((132 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2181;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[7 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2174 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2174_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (136) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((133 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2174;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[6 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2175 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2175_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (136) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((133 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2175;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[5 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2176 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2176_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (136) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((133 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2176;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2177 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2177_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (136) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((133 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2177;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141 read pattern: { gp_in0_1_buf8_ld322_merged2778[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 8gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 127 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged2898_2178 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged2898_2178_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (136) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((133 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged2898_2178;
  return 0;
}

// # of bundles = 4
// gp_in0_110_merged2898_write
//	gp_in0_1_buf8_gp_in0_110_merged2898_2174
//	gp_in0_1_buf8_gp_in0_110_merged2898_2175
//	gp_in0_1_buf8_gp_in0_110_merged2898_2176
//	gp_in0_1_buf8_gp_in0_110_merged2898_2177
//	gp_in0_1_buf8_gp_in0_110_merged2898_2178
//	gp_in0_1_buf8_gp_in0_110_merged2898_2179
//	gp_in0_1_buf8_gp_in0_110_merged2898_2180
//	gp_in0_1_buf8_gp_in0_110_merged2898_2181
inline void gp_in0_1_buf8_gp_in0_110_merged2898_write_bundle_write(hw_uint<256>& gp_in0_110_merged2898_write, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2174_res = gp_in0_110_merged2898_write.extract<0, 31>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2174_write(gp_in0_1_buf8_gp_in0_110_merged2898_2174_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2175_res = gp_in0_110_merged2898_write.extract<32, 63>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2175_write(gp_in0_1_buf8_gp_in0_110_merged2898_2175_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2176_res = gp_in0_110_merged2898_write.extract<64, 95>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2176_write(gp_in0_1_buf8_gp_in0_110_merged2898_2176_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2177_res = gp_in0_110_merged2898_write.extract<96, 127>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2177_write(gp_in0_1_buf8_gp_in0_110_merged2898_2177_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2178_res = gp_in0_110_merged2898_write.extract<128, 159>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2178_write(gp_in0_1_buf8_gp_in0_110_merged2898_2178_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2179_res = gp_in0_110_merged2898_write.extract<160, 191>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2179_write(gp_in0_1_buf8_gp_in0_110_merged2898_2179_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2180_res = gp_in0_110_merged2898_write.extract<192, 223>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2180_write(gp_in0_1_buf8_gp_in0_110_merged2898_2180_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged2898_2181_res = gp_in0_110_merged2898_write.extract<224, 255>();
	gp_in0_1_buf8_gp_in0_110_merged2898_2181_write(gp_in0_1_buf8_gp_in0_110_merged2898_2181_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
}

// gp_in0_1_buf8_ld314_merged2734_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173
inline hw_uint<256> gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2166_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2167_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2168_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2169_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2170_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2171_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2172_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_2173_res);
	return result;
}

// gp_in0_1_buf8_ld318_merged2776_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157
inline hw_uint<256> gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2150_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2151_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2152_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2153_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2154_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2155_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2156_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_2157_res);
	return result;
}

// gp_in0_1_buf8_ld322_merged2778_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141
inline hw_uint<256> gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2134_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2135_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2136_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2137_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2138_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2139_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2140_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_2141_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3_cache {
	// RAM Box: {[7, 1055], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6_cache {
	// RAM Box: {[6, 1054], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3_cache {
	// RAM Box: {[5, 1053], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6_cache {
	// RAM Box: {[4, 1052], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3_cache {
	// RAM Box: {[3, 1051], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6_cache {
	// RAM Box: {[2, 1050], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3_cache {
	// RAM Box: {[1, 1049], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6_cache {
	// RAM Box: {[0, 1056], [0, 1026]}
	// Capacity: 270
	// # of read delays: 6
  // 0, 1, 134, 135, 268, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 132> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 132> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_134() {
		return f4;
	}

	inline hw_uint<32>  peek_135() {
		return f6;
	}

	inline hw_uint<32>  peek_267() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_268() {
		return f8;
	}

	inline hw_uint<32>  peek_269() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_cache {
  // Reader addrs...
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
    // { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // # of banks: 8
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6;
};



inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_0();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_134();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[7 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_merged_banks_3.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_268();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[5 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_merged_banks_3.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[6 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_merged_banks_3.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_135();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_merged_banks_3.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013 read pattern: { gp_in0_218_merged2931[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 8gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 131 }
  // Read schedule : { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_merged_banks_6.peek_269();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117
inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write_bundle_write(hw_uint<256>& gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2110_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2111_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2112_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2113_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<128, 159>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2114_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<160, 191>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2115_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<192, 223>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2116_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_res = gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write.extract<224, 255>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_2117_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
}

// gp_in0_218_merged2931_read
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013
inline hw_uint<1152> gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_read_bundle_read(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  // # of ports in bundle: 36
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013

	hw_uint<1152> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<0, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1978_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<32, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1979_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<64, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1980_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<96, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1981_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<128, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1982_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<160, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1983_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<192, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1984_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<224, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1985_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<256, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1986_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<288, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1987_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<320, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1988_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<352, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1989_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<384, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1990_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<416, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1991_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<448, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1992_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<480, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1993_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<512, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1994_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<544, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1995_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<576, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1996_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<608, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1997_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<640, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1998_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<672, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_1999_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<704, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2000_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<736, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2001_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<768, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2002_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<800, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2003_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<832, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2004_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<864, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2005_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<896, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2006_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<928, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2007_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<960, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2008_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<992, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2009_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<1024, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2010_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<1056, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2011_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<1088, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2012_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<1120, 1152>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_2013_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_cache {
  // Reader addrs...
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[10 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[10 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[9 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[9 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[8 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[8 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[7 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[7 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // # of banks: 16
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167;
};



inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[10 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[10 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[9 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[9 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[8 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[8 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[7 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[7 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167 read pattern: { us_gp_in0_1_buf850_merged2905[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 8us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 127 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 126 - us_gp_in0_1_buf850 >= 0) ? ((127 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101
inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write_bundle_write(hw_uint<256>& gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2094_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2095_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2096_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2097_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<128, 159>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2098_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<160, 191>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2099_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<192, 223>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2100_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_res = gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write.extract<224, 255>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_2101_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
}

// us_gp_in0_1_buf850_merged2905_read
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167
inline hw_uint<512> gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_read_bundle_read(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167

	hw_uint<512> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<0, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_152_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<32, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_153_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<64, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_154_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<96, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_155_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<128, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_156_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<160, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_157_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<192, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_158_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<224, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_159_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<256, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_160_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<288, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_161_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<320, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_162_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<352, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_163_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<384, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_164_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<416, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_165_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<448, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_166_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<480, 512>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_167_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_cache {
  // Reader addrs...
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[10 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[9 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[8 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[7 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[6 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[5 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // # of banks: 8
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060;
};



inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[10 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[9 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[8 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[7 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[6 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[5 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 8lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085
inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write_bundle_write(hw_uint<256>& gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2078_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2079_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2080_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2081_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<128, 159>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2082_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<160, 191>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2083_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<192, 223>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2084_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_res = gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write.extract<224, 255>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_2085_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
}

// lp_in0_146_merged2690_read
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060
inline hw_uint<256> gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_read_bundle_read(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1046_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1048_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1050_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1052_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1054_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1056_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1058_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_1060_res);
	return result;
}

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[15 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[14 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[13 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[12 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[11 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[10 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[9 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[8 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[7 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[6 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[5 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
    // { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // # of banks: 16
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077;
};



inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[15 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[14 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[13 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[12 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[11 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[10 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[9 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[8 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[7 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[6 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[5 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077 read pattern: { gp_in0_1_buf8_us48_ld326_merged2762[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[16gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 127 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_ld326_merged2762_read
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077
inline hw_uint<512> gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_read_bundle_read(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077

	hw_uint<512> result;
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<0, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2062_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<32, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2063_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<64, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2064_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<96, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2065_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<128, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2066_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<160, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2067_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<192, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2068_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<224, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2069_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<256, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2070_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<288, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2071_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<320, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2072_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<352, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2073_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<384, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2074_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<416, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2075_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<448, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2076_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<480, 512>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_2077_res);
	return result;
}

// us_gp_in0_1_buf850_merged2905_write
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151
inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_write_bundle_write(hw_uint<512>& us_gp_in0_1_buf850_merged2905_write, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_res = us_gp_in0_1_buf850_merged2905_write.extract<0, 31>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_136_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_res = us_gp_in0_1_buf850_merged2905_write.extract<32, 63>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_137_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_res = us_gp_in0_1_buf850_merged2905_write.extract<64, 95>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_138_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_res = us_gp_in0_1_buf850_merged2905_write.extract<96, 127>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_139_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_res = us_gp_in0_1_buf850_merged2905_write.extract<128, 159>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_140_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_res = us_gp_in0_1_buf850_merged2905_write.extract<160, 191>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_141_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_res = us_gp_in0_1_buf850_merged2905_write.extract<192, 223>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_142_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_res = us_gp_in0_1_buf850_merged2905_write.extract<224, 255>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_143_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_res = us_gp_in0_1_buf850_merged2905_write.extract<256, 287>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_144_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_res = us_gp_in0_1_buf850_merged2905_write.extract<288, 319>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_145_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_res = us_gp_in0_1_buf850_merged2905_write.extract<320, 351>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_146_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_res = us_gp_in0_1_buf850_merged2905_write.extract<352, 383>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_147_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_res = us_gp_in0_1_buf850_merged2905_write.extract<384, 415>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_148_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_res = us_gp_in0_1_buf850_merged2905_write.extract<416, 447>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_149_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_res = us_gp_in0_1_buf850_merged2905_write.extract<448, 479>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_150_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_res = us_gp_in0_1_buf850_merged2905_write.extract<480, 511>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_151_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
}

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_cache {
  // Reader addrs...
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[15 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[14 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[13 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[12 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[11 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[10 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[9 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[8 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[7 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[6 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[5 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // # of banks: 16
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172;
};



inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[15 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[14 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[13 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[12 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[11 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[10 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[9 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[8 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[7 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[6 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[5 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[16lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029
inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write_bundle_write(hw_uint<512>& gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<0, 31>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2014_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<32, 63>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2015_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<64, 95>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2016_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<96, 127>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2017_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<128, 159>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2018_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<160, 191>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2019_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<192, 223>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2020_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<224, 255>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2021_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<256, 287>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2022_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<288, 319>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2023_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<320, 351>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2024_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<352, 383>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2025_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<384, 415>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2026_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<416, 447>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2027_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<448, 479>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2028_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write.extract<480, 511>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_2029_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
}

// lp_in0_054_merged2911_read
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172
inline hw_uint<512> gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172

	hw_uint<512> result;
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1142_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1144_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1146_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1148_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1150_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1152_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1154_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1156_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<256, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1158_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<288, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1160_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<320, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1162_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<352, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1164_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<384, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1166_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<416, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1168_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<448, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1170_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<480, 512>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_1172_res);
	return result;
}

struct gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_cache {
	// RAM Box: {[3, 527], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_cache {
	// RAM Box: {[2, 526], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_cache {
	// RAM Box: {[1, 525], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_cache {
	// RAM Box: {[0, 524], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_cache {
  // Reader addrs...
    // { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
    // { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
    // { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
    // { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
    // { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[4 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
    // { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
    // { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
    // { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
    // { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[4 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
    // { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
    // { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
    // { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
  // # of banks: 12
  gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_cache gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970;
  gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_cache gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971;
  gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_cache gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972;
  gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_cache gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973;
  gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_cache gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962;
  gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_cache gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963;
  gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_cache gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964;
  gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_cache gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965;
  gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_cache gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954;
  gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_cache gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955;
  gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_cache gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956;
  gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_cache gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957;
};



inline void gp_in0_2_buf16_gp_in0_218_merged2931_1974_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged2931_1974, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970.push(gp_in0_2_buf16_gp_in0_218_merged2931_1974);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963.push(gp_in0_2_buf16_gp_in0_218_merged2931_1974);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955.push(gp_in0_2_buf16_gp_in0_218_merged2931_1974);
}

inline void gp_in0_2_buf16_gp_in0_218_merged2931_1975_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged2931_1975, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971.push(gp_in0_2_buf16_gp_in0_218_merged2931_1975);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964.push(gp_in0_2_buf16_gp_in0_218_merged2931_1975);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956.push(gp_in0_2_buf16_gp_in0_218_merged2931_1975);
}

inline void gp_in0_2_buf16_gp_in0_218_merged2931_1976_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged2931_1976, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972.push(gp_in0_2_buf16_gp_in0_218_merged2931_1976);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965.push(gp_in0_2_buf16_gp_in0_218_merged2931_1976);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957.push(gp_in0_2_buf16_gp_in0_218_merged2931_1976);
}

inline void gp_in0_2_buf16_gp_in0_218_merged2931_1977_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged2931_1977, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973.push(gp_in0_2_buf16_gp_in0_218_merged2931_1977);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962.push(gp_in0_2_buf16_gp_in0_218_merged2931_1977);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954.push(gp_in0_2_buf16_gp_in0_218_merged2931_1977);
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970 read pattern: { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1974 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1974;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971 read pattern: { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1975 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1975;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972 read pattern: { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1976 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1976;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973 read pattern: { gp_in0_2_buf16_ld330_merged2874[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[4gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 131 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1977 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1977;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962 read pattern: { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[4 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1977 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1977;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963 read pattern: { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1974 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1974;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964 read pattern: { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1975 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1975;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965 read pattern: { gp_in0_2_buf16_ld334_merged2764[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1976 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1976;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954 read pattern: { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[4 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1977 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1977_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1977;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955 read pattern: { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[3 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1974 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1974_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1974;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956 read pattern: { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[2 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1975 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1975_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1975;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957 read pattern: { gp_in0_2_buf16_ld338_merged2766[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + 4gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 127 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged2931_1976 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged2931_1976_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged2931_1976;
  return 0;
}

// # of bundles = 4
// gp_in0_218_merged2931_write
//	gp_in0_2_buf16_gp_in0_218_merged2931_1974
//	gp_in0_2_buf16_gp_in0_218_merged2931_1975
//	gp_in0_2_buf16_gp_in0_218_merged2931_1976
//	gp_in0_2_buf16_gp_in0_218_merged2931_1977
inline void gp_in0_2_buf16_gp_in0_218_merged2931_write_bundle_write(hw_uint<128>& gp_in0_218_merged2931_write, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged2931_1974_res = gp_in0_218_merged2931_write.extract<0, 31>();
	gp_in0_2_buf16_gp_in0_218_merged2931_1974_write(gp_in0_2_buf16_gp_in0_218_merged2931_1974_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged2931_1975_res = gp_in0_218_merged2931_write.extract<32, 63>();
	gp_in0_2_buf16_gp_in0_218_merged2931_1975_write(gp_in0_2_buf16_gp_in0_218_merged2931_1975_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged2931_1976_res = gp_in0_218_merged2931_write.extract<64, 95>();
	gp_in0_2_buf16_gp_in0_218_merged2931_1976_write(gp_in0_2_buf16_gp_in0_218_merged2931_1976_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged2931_1977_res = gp_in0_218_merged2931_write.extract<96, 127>();
	gp_in0_2_buf16_gp_in0_218_merged2931_1977_write(gp_in0_2_buf16_gp_in0_218_merged2931_1977_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
}

// gp_in0_2_buf16_ld330_merged2874_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973
inline hw_uint<128> gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1970_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1971_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1972_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_1973_res);
	return result;
}

// gp_in0_2_buf16_ld334_merged2764_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965
inline hw_uint<128> gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1962_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1963_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1964_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_1965_res);
	return result;
}

// gp_in0_2_buf16_ld338_merged2766_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957
inline hw_uint<128> gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1954_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1955_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1956_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_1957_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3_cache {
	// RAM Box: {[3, 511], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6_cache {
	// RAM Box: {[2, 510], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3_cache {
	// RAM Box: {[1, 509], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 266
	// # of read delays: 6
  // 0, 1, 132, 133, 264, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 130> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 130> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_132() {
		return f4;
	}

	inline hw_uint<32>  peek_133() {
		return f6;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_264() {
		return f8;
	}

	inline hw_uint<32>  peek_265() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_cache {
  // Reader addrs...
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
    // { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // # of banks: 4
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3;
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6;
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3;
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6;
};



inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942);
}

inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943);
}

inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944);
}

inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_0();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_133();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3.peek_133();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_132();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_265();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[3 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_merged_banks_3.peek_265();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_264();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_133();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3.peek_133();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_133();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_merged_banks_6.peek_265();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_merged_banks_3.peek_265();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893 read pattern: { gp_in0_326_merged2908[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 4gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 127 }
  // Read schedule : { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_merged_banks_6.peek_265();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945
inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write_bundle_write(hw_uint<128>& gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_res = gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1942_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_res = gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1943_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_res = gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write.extract<64, 95>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1944_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_res = gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write.extract<96, 127>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_1945_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
}

// gp_in0_326_merged2908_read
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893
inline hw_uint<576> gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_read_bundle_read(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893

	hw_uint<576> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<0, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1876_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<32, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1877_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<64, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1878_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<96, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1879_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<128, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1880_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<160, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1881_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<192, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1882_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<224, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1883_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<256, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1884_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<288, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1885_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<320, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1886_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<352, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1887_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<384, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1888_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<416, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1889_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<448, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1890_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<480, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1891_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<512, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1892_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<544, 576>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_1893_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_cache {
  // Reader addrs...
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[4 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[4 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[3 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[3 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // # of banks: 8
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135;
};



inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934);
}

inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935);
}

inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936);
}

inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[4 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[4 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[3 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[3 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135 read pattern: { us_gp_in0_2_buf1642_merged2923[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 4us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 127 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 126 - us_gp_in0_2_buf1642 >= 0) ? ((127 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937
inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write_bundle_write(hw_uint<128>& gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_res = gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1934_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_res = gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1935_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_res = gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write.extract<64, 95>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1936_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_res = gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write.extract<96, 127>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_1937_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
}

// us_gp_in0_2_buf1642_merged2923_read
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135
inline hw_uint<256> gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_read_bundle_read(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135

	hw_uint<256> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<0, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_128_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<32, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_129_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<64, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_130_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<96, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_131_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<128, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_132_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<160, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_133_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<192, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_134_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<224, 256>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_135_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_cache {
  // Reader addrs...
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[3 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[2 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[4 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // # of banks: 4
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000;
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002;
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004;
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998;
};



inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926);
}

inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927);
}

inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928);
}

inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[3 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[2 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[4 + 4lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929
inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write_bundle_write(hw_uint<128>& gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_res = gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1926_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_res = gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1927_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_res = gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write.extract<64, 95>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1928_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_res = gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write.extract<96, 127>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_1929_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
}

// lp_in0_238_merged2699_read
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004
inline hw_uint<128> gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_read_bundle_read(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_998_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1000_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1002_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_1004_res);
	return result;
}

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_cache {
  // Reader addrs...
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[7 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[6 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[5 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[4 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[3 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
    // { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // # of banks: 8
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925;
};



inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[7 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[6 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[5 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[4 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[3 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925 read pattern: { gp_in0_2_buf16_us40_ld342_merged2782[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[8gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 127 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_ld342_merged2782_read
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925
inline hw_uint<256> gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_read_bundle_read(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925

	hw_uint<256> result;
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<0, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1918_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<32, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1919_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<64, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1920_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<96, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1921_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<128, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1922_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<160, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1923_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<192, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1924_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<224, 256>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_1925_res);
	return result;
}

// us_gp_in0_2_buf1642_merged2923_write
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127
inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_write_bundle_write(hw_uint<256>& us_gp_in0_2_buf1642_merged2923_write, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_res = us_gp_in0_2_buf1642_merged2923_write.extract<0, 31>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_120_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_res = us_gp_in0_2_buf1642_merged2923_write.extract<32, 63>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_121_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_res = us_gp_in0_2_buf1642_merged2923_write.extract<64, 95>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_122_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_res = us_gp_in0_2_buf1642_merged2923_write.extract<96, 127>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_123_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_res = us_gp_in0_2_buf1642_merged2923_write.extract<128, 159>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_124_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_res = us_gp_in0_2_buf1642_merged2923_write.extract<160, 191>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_125_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_res = us_gp_in0_2_buf1642_merged2923_write.extract<192, 223>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_126_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_res = us_gp_in0_2_buf1642_merged2923_write.extract<224, 255>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_127_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
}

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_cache {
  // Reader addrs...
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[7 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[6 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[5 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[4 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[3 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
    // { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // # of banks: 8
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061;
};



inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[7 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[6 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[5 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[4 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[3 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061 read pattern: { lp_in0_146_merged2690[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[8lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 127 }
  // Read schedule : { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901
inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write_bundle_write(hw_uint<256>& gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<0, 31>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1894_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<32, 63>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1895_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<64, 95>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1896_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<96, 127>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1897_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<128, 159>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1898_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<160, 191>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1899_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<192, 223>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1900_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write.extract<224, 255>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_1901_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
}

// lp_in0_146_merged2690_read
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061
inline hw_uint<256> gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061

	hw_uint<256> result;
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1047_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1049_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1051_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1053_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<128, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1055_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<160, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1057_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<192, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1059_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<224, 256>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_1061_res);
	return result;
}

struct gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_cache {
  // Reader addrs...
    // { gp_in0_3_buf24_ld346_merged2786[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[1 + 2gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 127 }
    // { gp_in0_3_buf24_ld346_merged2786[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[2gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 127 }
    // { gp_in0_3_buf24_ld350_merged2784[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[1 + 2gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 127 }
    // { gp_in0_3_buf24_ld350_merged2784[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[2gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 127 }
  // # of banks: 4
  gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_cache gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872;
  gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_cache gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873;
  gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_cache gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868;
  gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_cache gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869;
};



inline void gp_in0_3_buf24_gp_in0_326_merged2908_1874_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged2908_1874, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872.push(gp_in0_3_buf24_gp_in0_326_merged2908_1874);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868.push(gp_in0_3_buf24_gp_in0_326_merged2908_1874);
}

inline void gp_in0_3_buf24_gp_in0_326_merged2908_1875_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged2908_1875, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873.push(gp_in0_3_buf24_gp_in0_326_merged2908_1875);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869.push(gp_in0_3_buf24_gp_in0_326_merged2908_1875);
}

inline hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872 read pattern: { gp_in0_3_buf24_ld346_merged2786[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[1 + 2gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 127 }
  // Read schedule : { gp_in0_3_buf24_ld346_merged2786[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged2908_1874 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged2908_1874;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873 read pattern: { gp_in0_3_buf24_ld346_merged2786[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[2gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 127 }
  // Read schedule : { gp_in0_3_buf24_ld346_merged2786[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged2908_1875 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged2908_1875;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868 read pattern: { gp_in0_3_buf24_ld350_merged2784[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[1 + 2gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 127 }
  // Read schedule : { gp_in0_3_buf24_ld350_merged2784[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged2908_1874 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1874_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged2908_1874;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869 read pattern: { gp_in0_3_buf24_ld350_merged2784[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[2gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 127 }
  // Read schedule : { gp_in0_3_buf24_ld350_merged2784[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged2908_1875 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged2908_1875_to_gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged2908_1875;
  return 0;
}

// # of bundles = 3
// gp_in0_326_merged2908_write
//	gp_in0_3_buf24_gp_in0_326_merged2908_1874
//	gp_in0_3_buf24_gp_in0_326_merged2908_1875
inline void gp_in0_3_buf24_gp_in0_326_merged2908_write_bundle_write(hw_uint<64>& gp_in0_326_merged2908_write, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged2908_1874_res = gp_in0_326_merged2908_write.extract<0, 31>();
	gp_in0_3_buf24_gp_in0_326_merged2908_1874_write(gp_in0_3_buf24_gp_in0_326_merged2908_1874_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged2908_1875_res = gp_in0_326_merged2908_write.extract<32, 63>();
	gp_in0_3_buf24_gp_in0_326_merged2908_1875_write(gp_in0_3_buf24_gp_in0_326_merged2908_1875_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
}

// gp_in0_3_buf24_ld346_merged2786_read
//	gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872
//	gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873
inline hw_uint<64> gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872
    // gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_res = gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1872_res);
	hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_res = gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_1873_res);
	return result;
}

// gp_in0_3_buf24_ld350_merged2784_read
//	gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868
//	gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869
inline hw_uint<64> gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868
    // gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_res = gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1868_res);
	hw_uint<32>  gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_res = gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_1869_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf513_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[1 + 2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // # of banks: 2
  gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_cache gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350;
  gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_cache gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352;
};



inline void gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350.push(gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862);
}

inline void gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352.push(gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_select(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[1 + 2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_15345_ld514_merged2840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862 = gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_select(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_15345_ld514_merged2840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863 = gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write
//	gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862
//	gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863
inline void gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write_bundle_write(hw_uint<64>& gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_res = gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_write(gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1862_res, gp_in0_3_buf24_FIFO_buf513, root, gp_in0_3_buf24_to_gp_15345_ld515, gp_in0_3_buf24_to_gp_15345_ld514, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_res = gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write.extract<32, 63>();
	gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_write(gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_1863_res, gp_in0_3_buf24_FIFO_buf513, root, gp_in0_3_buf24_to_gp_15345_ld515, gp_in0_3_buf24_to_gp_15345_ld514, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read
//	gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350
//	gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352
inline hw_uint<64> gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read_bundle_read(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350
    // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_res = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_select(gp_in0_3_buf24_FIFO_buf513, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_350_res);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_res = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_select(gp_in0_3_buf24_FIFO_buf513, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_352_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_cache {
  // Reader addrs...
    // { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[1 + 2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
    // { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[1 + 2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
    // { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
    // { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // # of banks: 4
  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_cache gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116;
  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_cache gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117;
  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_cache gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118;
  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_cache gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119;
};



inline void gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116.push(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858);
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117.push(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858);
}

inline void gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118.push(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859);
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119.push(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116 read pattern: { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[1 + 2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 126 - us_gp_in0_3_buf2434 >= 0) ? ((127 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117 read pattern: { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[1 + 2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 126 - us_gp_in0_3_buf2434 >= 0) ? ((127 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118 read pattern: { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 126 - us_gp_in0_3_buf2434 >= 0) ? ((127 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119 read pattern: { us_gp_in0_3_buf2434_merged2921[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[2us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 127 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 126 - us_gp_in0_3_buf2434 >= 0) ? ((127 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write
//	gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858
//	gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859
inline void gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write_bundle_write(hw_uint<64>& gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_res = gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_write(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1858_res, gp_in0_3_buf24_FIFO_buf517, root, gp_in0_3_buf24_to_gp_24349_ld519, gp_in0_3_buf24_to_gp_24349_ld518, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_res = gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write.extract<32, 63>();
	gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_write(gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_1859_res, gp_in0_3_buf24_FIFO_buf517, root, gp_in0_3_buf24_to_gp_24349_ld519, gp_in0_3_buf24_to_gp_24349_ld518, dynamic_address);
}

// us_gp_in0_3_buf2434_merged2921_read
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119
inline hw_uint<128> gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_read_bundle_read(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119

	hw_uint<128> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<0, 128>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_116_res);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<32, 128>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_117_res);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<64, 128>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_118_res);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<96, 128>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_119_res);
	return result;
}

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_cache {
  // Reader addrs...
    // { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[3 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
    // { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[2 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
    // { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[1 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
    // { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
  // # of banks: 4
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854;
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855;
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856;
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857;
};



inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112);
}

inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113);
}

inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114);
}

inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854 read pattern: { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[3 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855 read pattern: { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[2 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856 read pattern: { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[1 + 4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857 read pattern: { gp_in0_3_buf24_us32_ld354_merged2780[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[4gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 127 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_us32_ld354_merged2780_read
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857
inline hw_uint<128> gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_read_bundle_read(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857

	hw_uint<128> result;
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<0, 128>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1854_res);
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<32, 128>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1855_res);
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<64, 128>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1856_res);
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<96, 128>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_1857_res);
	return result;
}

// us_gp_in0_3_buf2434_merged2921_write
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115
inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_write_bundle_write(hw_uint<128>& us_gp_in0_3_buf2434_merged2921_write, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_res = us_gp_in0_3_buf2434_merged2921_write.extract<0, 31>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_112_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_res = us_gp_in0_3_buf2434_merged2921_write.extract<32, 63>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_113_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_res = us_gp_in0_3_buf2434_merged2921_write.extract<64, 95>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_114_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_res = us_gp_in0_3_buf2434_merged2921_write.extract<96, 127>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_115_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
}

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_cache {
  // Reader addrs...
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[2 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[1 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
    // { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[3 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // # of banks: 4
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001;
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003;
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005;
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999;
};



inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842);
}

inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843);
}

inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844);
}

inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[2 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[1 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999 read pattern: { lp_in0_238_merged2699[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[3 + 4lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 127 }
  // Read schedule : { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845
inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write_bundle_write(hw_uint<128>& gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write.extract<0, 31>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1842_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write.extract<32, 63>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1843_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write.extract<64, 95>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1844_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write.extract<96, 127>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_1845_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
}

// lp_in0_238_merged2699_read
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005
inline hw_uint<128> gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005

	hw_uint<128> result;
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 128>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_999_res);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 128>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1001_res);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<64, 128>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1003_res);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<96, 128>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_1005_res);
	return result;
}

struct gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 3
	// # of read delays: 2
  // 0, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 3
	// # of read delays: 2
  // 0, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 3
	// # of read delays: 2
  // 0, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 3
	// # of read delays: 2
  // 0, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 3
	// # of read delays: 2
  // 0, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_cache {
	// RAM Box: {[7, 1071], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_cache {
	// RAM Box: {[6, 1070], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_cache {
	// RAM Box: {[5, 1069], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_cache {
	// RAM Box: {[4, 1068], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_cache {
	// RAM Box: {[3, 1067], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_cache {
	// RAM Box: {[2, 1066], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_cache {
	// RAM Box: {[1, 1065], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_cache {
	// RAM Box: {[0, 1064], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[10 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[9 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[8 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[10 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[9 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[8 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
    // { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // # of banks: 24
  gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_cache gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754;
  gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_cache gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755;
  gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_cache gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756;
  gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_cache gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757;
  gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_cache gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758;
  gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_cache gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759;
  gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_cache gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760;
  gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_cache gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761;
  gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_cache gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738;
  gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_cache gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739;
  gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_cache gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740;
  gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_cache gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741;
  gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_cache gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742;
  gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_cache gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743;
  gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_cache gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744;
  gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_cache gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745;
  gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_cache gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722;
  gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_cache gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723;
  gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_cache gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724;
  gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_cache gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725;
  gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_cache gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726;
  gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_cache gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727;
  gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_cache gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728;
  gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_cache gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729;
};



inline void gp_in1_1_buf56_gp_in1_158_merged2890_1762_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1762, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757.push(gp_in1_1_buf56_gp_in1_158_merged2890_1762);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741.push(gp_in1_1_buf56_gp_in1_158_merged2890_1762);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722.push(gp_in1_1_buf56_gp_in1_158_merged2890_1762);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1763_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1763, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758.push(gp_in1_1_buf56_gp_in1_158_merged2890_1763);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742.push(gp_in1_1_buf56_gp_in1_158_merged2890_1763);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723.push(gp_in1_1_buf56_gp_in1_158_merged2890_1763);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1764_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1764, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759.push(gp_in1_1_buf56_gp_in1_158_merged2890_1764);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743.push(gp_in1_1_buf56_gp_in1_158_merged2890_1764);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724.push(gp_in1_1_buf56_gp_in1_158_merged2890_1764);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1765_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1765, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760.push(gp_in1_1_buf56_gp_in1_158_merged2890_1765);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744.push(gp_in1_1_buf56_gp_in1_158_merged2890_1765);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725.push(gp_in1_1_buf56_gp_in1_158_merged2890_1765);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1766_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1766, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761.push(gp_in1_1_buf56_gp_in1_158_merged2890_1766);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745.push(gp_in1_1_buf56_gp_in1_158_merged2890_1766);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726.push(gp_in1_1_buf56_gp_in1_158_merged2890_1766);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1767_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1767, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754.push(gp_in1_1_buf56_gp_in1_158_merged2890_1767);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738.push(gp_in1_1_buf56_gp_in1_158_merged2890_1767);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727.push(gp_in1_1_buf56_gp_in1_158_merged2890_1767);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1768_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1768, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755.push(gp_in1_1_buf56_gp_in1_158_merged2890_1768);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739.push(gp_in1_1_buf56_gp_in1_158_merged2890_1768);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728.push(gp_in1_1_buf56_gp_in1_158_merged2890_1768);
}

inline void gp_in1_1_buf56_gp_in1_158_merged2890_1769_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged2890_1769, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756.push(gp_in1_1_buf56_gp_in1_158_merged2890_1769);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740.push(gp_in1_1_buf56_gp_in1_158_merged2890_1769);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729.push(gp_in1_1_buf56_gp_in1_158_merged2890_1769);
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[10 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1767 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1767;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[9 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1768 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1768;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[8 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1769 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1769;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1762 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757.peek(/* one reader or all rams */ 2);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1762;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1763 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758.peek(/* one reader or all rams */ 2);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1763;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1764 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759.peek(/* one reader or all rams */ 2);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1764;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1765 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760.peek(/* one reader or all rams */ 2);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1765;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761 read pattern: { gp_in1_1_buf56_ld358_merged2772[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1766 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761.peek(/* one reader or all rams */ 2);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1766;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[10 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1767 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1767;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[9 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1768 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1768;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[8 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1769 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1769;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1762 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1762;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1763 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1763;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1764 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1764;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1765 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1765;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745 read pattern: { gp_in1_1_buf56_ld362_merged2768[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 127 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1766 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1766;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[7 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1762 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1762_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1762;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[6 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1763 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1763_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1763;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[5 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1764 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1764_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1764;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[4 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1765 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1765_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1765;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[3 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1766 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1766_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1766;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1767 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1767_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1767;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1768 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1768_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1768;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729 read pattern: { gp_in1_1_buf56_ld366_merged2788[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[8gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 133 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged2890_1769 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged2890_1769_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged2890_1769;
  return 0;
}

// # of bundles = 4
// gp_in1_158_merged2890_write
//	gp_in1_1_buf56_gp_in1_158_merged2890_1762
//	gp_in1_1_buf56_gp_in1_158_merged2890_1763
//	gp_in1_1_buf56_gp_in1_158_merged2890_1764
//	gp_in1_1_buf56_gp_in1_158_merged2890_1765
//	gp_in1_1_buf56_gp_in1_158_merged2890_1766
//	gp_in1_1_buf56_gp_in1_158_merged2890_1767
//	gp_in1_1_buf56_gp_in1_158_merged2890_1768
//	gp_in1_1_buf56_gp_in1_158_merged2890_1769
inline void gp_in1_1_buf56_gp_in1_158_merged2890_write_bundle_write(hw_uint<256>& gp_in1_158_merged2890_write, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1762_res = gp_in1_158_merged2890_write.extract<0, 31>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1762_write(gp_in1_1_buf56_gp_in1_158_merged2890_1762_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1763_res = gp_in1_158_merged2890_write.extract<32, 63>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1763_write(gp_in1_1_buf56_gp_in1_158_merged2890_1763_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1764_res = gp_in1_158_merged2890_write.extract<64, 95>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1764_write(gp_in1_1_buf56_gp_in1_158_merged2890_1764_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1765_res = gp_in1_158_merged2890_write.extract<96, 127>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1765_write(gp_in1_1_buf56_gp_in1_158_merged2890_1765_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1766_res = gp_in1_158_merged2890_write.extract<128, 159>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1766_write(gp_in1_1_buf56_gp_in1_158_merged2890_1766_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1767_res = gp_in1_158_merged2890_write.extract<160, 191>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1767_write(gp_in1_1_buf56_gp_in1_158_merged2890_1767_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1768_res = gp_in1_158_merged2890_write.extract<192, 223>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1768_write(gp_in1_1_buf56_gp_in1_158_merged2890_1768_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged2890_1769_res = gp_in1_158_merged2890_write.extract<224, 255>();
	gp_in1_1_buf56_gp_in1_158_merged2890_1769_write(gp_in1_1_buf56_gp_in1_158_merged2890_1769_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
}

// gp_in1_1_buf56_ld358_merged2772_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761
inline hw_uint<256> gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1754_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1755_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1756_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1757_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1758_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1759_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1760_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_1761_res);
	return result;
}

// gp_in1_1_buf56_ld362_merged2768_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745
inline hw_uint<256> gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1738_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1739_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1740_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1741_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1742_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1743_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1744_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_1745_res);
	return result;
}

// gp_in1_1_buf56_ld366_merged2788_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729
inline hw_uint<256> gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1722_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1723_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1724_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1725_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1726_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1727_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1728_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_1729_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_cache {
  // Reader addrs...
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[10 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[9 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[8 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[7 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[6 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[5 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // # of banks: 8
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864;
};



inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[10 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[9 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[8 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[7 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[6 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[5 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 8lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705
inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write_bundle_write(hw_uint<256>& gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1698_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1699_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1700_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1701_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<128, 159>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1702_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<160, 191>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1703_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<192, 223>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1704_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_res = gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write.extract<224, 255>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_1705_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
}

// lp_in1_194_merged2696_read
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864
inline hw_uint<256> gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_read_bundle_read(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_850_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_852_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_854_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_856_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_858_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_860_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_862_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_864_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_cache {
	// RAM Box: {[8, 1024], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_cache {
	// RAM Box: {[7, 1023], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_cache {
	// RAM Box: {[6, 1022], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_cache {
	// RAM Box: {[5, 1021], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_cache {
	// RAM Box: {[4, 1020], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_cache {
	// RAM Box: {[3, 1019], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_cache {
	// RAM Box: {[10, 1026], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_cache {
	// RAM Box: {[9, 1025], [3, 1026]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_cache {
  // Reader addrs...
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[8 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[8 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[7 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[7 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[10 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[10 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[9 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[9 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // # of banks: 16
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99;
};



inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[8 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[8 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[7 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[7 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[10 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[10 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[9 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99 read pattern: { us_gp_in1_1_buf5698_merged2895[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[9 + 8us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 127 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 126 - us_gp_in1_1_buf5698 >= 0) ? ((127 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689
inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write_bundle_write(hw_uint<256>& gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1682_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1683_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1684_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1685_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<128, 159>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1686_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<160, 191>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1687_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<192, 223>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1688_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_res = gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write.extract<224, 255>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_1689_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
}

// us_gp_in1_1_buf5698_merged2895_read
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111
inline hw_uint<512> gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_read_bundle_read(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111

	hw_uint<512> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<0, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_96_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<32, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_97_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<64, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_98_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<96, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_99_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<128, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_100_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<160, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_101_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<192, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_102_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<224, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_103_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<256, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_104_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<288, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_105_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<320, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_106_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<352, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_107_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<384, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_108_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<416, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_109_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<448, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_110_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<480, 512>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_111_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3_cache {
	// RAM Box: {[7, 1055], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6_cache {
	// RAM Box: {[6, 1054], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3_cache {
	// RAM Box: {[5, 1053], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6_cache {
	// RAM Box: {[4, 1052], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3_cache {
	// RAM Box: {[3, 1051], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6_cache {
	// RAM Box: {[2, 1050], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3_cache {
	// RAM Box: {[1, 1049], [0, 1026]}
	// Capacity: 270
	// # of read delays: 4
  // 0, 1, 135, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_268() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_269() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6_cache {
	// RAM Box: {[0, 1056], [0, 1026]}
	// Capacity: 270
	// # of read delays: 6
  // 0, 1, 134, 135, 268, 269
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 132> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 132> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_134() {
		return f4;
	}

	inline hw_uint<32>  peek_135() {
		return f6;
	}

	inline hw_uint<32>  peek_267() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_268() {
		return f8;
	}

	inline hw_uint<32>  peek_269() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_cache {
  // Reader addrs...
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
    // { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // # of banks: 8
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6;
};



inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_0();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_134();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[7 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_merged_banks_3.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_268();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[5 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_merged_banks_3.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[6 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_merged_banks_3.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_135();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_merged_banks_3.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601 read pattern: { gp_in1_266_merged2885[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 8gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 131 }
  // Read schedule : { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_merged_banks_6.peek_269();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673
inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write_bundle_write(hw_uint<256>& gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1666_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1667_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1668_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1669_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<128, 159>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1670_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<160, 191>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1671_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<192, 223>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1672_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_res = gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write.extract<224, 255>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_1673_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
}

// gp_in1_266_merged2885_read
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601
inline hw_uint<1152> gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_read_bundle_read(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  // # of ports in bundle: 36
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601

	hw_uint<1152> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<0, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1566_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<32, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1567_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<64, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1568_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<96, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1569_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<128, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1570_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<160, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1571_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<192, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1572_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<224, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1573_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<256, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1574_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<288, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1575_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<320, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1576_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<352, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1577_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<384, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1578_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<416, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1579_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<448, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1580_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<480, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1581_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<512, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1582_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<544, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1583_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<576, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1584_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<608, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1585_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<640, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1586_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<672, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1587_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<704, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1588_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<736, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1589_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<768, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1590_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<800, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1591_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<832, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1592_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<864, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1593_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<896, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1594_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<928, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1595_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<960, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1596_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<992, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1597_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<1024, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1598_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<1056, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1599_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<1088, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1600_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<1120, 1152>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_1601_res);
	return result;
}

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[15 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[14 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[13 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[12 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[11 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[10 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[9 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[8 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[7 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[6 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[5 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
    // { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // # of banks: 16
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665;
};



inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[15 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[14 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[13 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[12 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[11 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[10 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[9 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[8 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[7 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[6 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[5 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665 read pattern: { gp_in1_1_buf56_us96_ld370_merged2790[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[16gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 127 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_ld370_merged2790_read
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665
inline hw_uint<512> gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_read_bundle_read(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665

	hw_uint<512> result;
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<0, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1650_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<32, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1651_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<64, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1652_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<96, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1653_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<128, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1654_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<160, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1655_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<192, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1656_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<224, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1657_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<256, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1658_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<288, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1659_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<320, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1660_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<352, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1661_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<384, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1662_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<416, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1663_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<448, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1664_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<480, 512>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_1665_res);
	return result;
}

// us_gp_in1_1_buf5698_merged2895_write
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95
inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_write_bundle_write(hw_uint<512>& us_gp_in1_1_buf5698_merged2895_write, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_res = us_gp_in1_1_buf5698_merged2895_write.extract<0, 31>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_80_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_res = us_gp_in1_1_buf5698_merged2895_write.extract<32, 63>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_81_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_res = us_gp_in1_1_buf5698_merged2895_write.extract<64, 95>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_82_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_res = us_gp_in1_1_buf5698_merged2895_write.extract<96, 127>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_83_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_res = us_gp_in1_1_buf5698_merged2895_write.extract<128, 159>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_84_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_res = us_gp_in1_1_buf5698_merged2895_write.extract<160, 191>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_85_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_res = us_gp_in1_1_buf5698_merged2895_write.extract<192, 223>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_86_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_res = us_gp_in1_1_buf5698_merged2895_write.extract<224, 255>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_87_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_res = us_gp_in1_1_buf5698_merged2895_write.extract<256, 287>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_88_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_res = us_gp_in1_1_buf5698_merged2895_write.extract<288, 319>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_89_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_res = us_gp_in1_1_buf5698_merged2895_write.extract<320, 351>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_90_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_res = us_gp_in1_1_buf5698_merged2895_write.extract<352, 383>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_91_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_res = us_gp_in1_1_buf5698_merged2895_write.extract<384, 415>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_92_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_res = us_gp_in1_1_buf5698_merged2895_write.extract<416, 447>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_93_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_res = us_gp_in1_1_buf5698_merged2895_write.extract<448, 479>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_94_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_res = us_gp_in1_1_buf5698_merged2895_write.extract<480, 511>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_95_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
}

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_cache {
  // Reader addrs...
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[15 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[14 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[13 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[12 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[11 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[10 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[9 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[8 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[7 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[6 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[5 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // # of banks: 16
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976;
};



inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[15 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[14 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[13 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[12 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[11 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[10 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[9 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[8 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[7 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[6 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[5 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[16lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617
inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write_bundle_write(hw_uint<512>& gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<0, 31>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1602_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<32, 63>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1603_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<64, 95>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1604_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<96, 127>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1605_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<128, 159>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1606_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<160, 191>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1607_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<192, 223>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1608_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<224, 255>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1609_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<256, 287>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1610_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<288, 319>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1611_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<320, 351>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1612_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<352, 383>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1613_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<384, 415>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1614_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<416, 447>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1615_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<448, 479>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1616_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write.extract<480, 511>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_1617_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
}

// lp_in1_0102_merged2893_read
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976
inline hw_uint<512> gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 16
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976

	hw_uint<512> result;
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_946_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_948_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_950_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_952_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_954_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_956_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_958_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_960_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<256, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_962_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<288, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_964_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<320, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_966_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<352, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_968_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<384, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_970_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<416, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_972_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<448, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_974_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<480, 512>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_976_res);
	return result;
}

struct gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 133
	// # of read delays: 131
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
	fifo<hw_uint<32> , 133> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(132 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 134
	// # of read delays: 131
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
	fifo<hw_uint<32> , 134> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(133 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 134
	// # of read delays: 131
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
	fifo<hw_uint<32> , 134> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(133 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 134
	// # of read delays: 131
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133
	fifo<hw_uint<32> , 134> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(133 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_cache {
	// RAM Box: {[3, 527], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_cache {
	// RAM Box: {[2, 526], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_cache {
	// RAM Box: {[1, 525], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_cache {
	// RAM Box: {[0, 524], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_cache {
  // Reader addrs...
    // { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[4 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
    // { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
    // { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
    // { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
    // { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[4 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
    // { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
    // { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
    // { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
    // { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
    // { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
    // { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
    // { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
  // # of banks: 12
  gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_cache gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558;
  gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_cache gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559;
  gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_cache gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560;
  gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_cache gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561;
  gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_cache gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550;
  gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_cache gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551;
  gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_cache gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552;
  gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_cache gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553;
  gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_cache gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542;
  gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_cache gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543;
  gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_cache gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544;
  gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_cache gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545;
};



inline void gp_in1_2_buf64_gp_in1_266_merged2885_1562_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged2885_1562, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559.push(gp_in1_2_buf64_gp_in1_266_merged2885_1562);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551.push(gp_in1_2_buf64_gp_in1_266_merged2885_1562);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542.push(gp_in1_2_buf64_gp_in1_266_merged2885_1562);
}

inline void gp_in1_2_buf64_gp_in1_266_merged2885_1563_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged2885_1563, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560.push(gp_in1_2_buf64_gp_in1_266_merged2885_1563);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552.push(gp_in1_2_buf64_gp_in1_266_merged2885_1563);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543.push(gp_in1_2_buf64_gp_in1_266_merged2885_1563);
}

inline void gp_in1_2_buf64_gp_in1_266_merged2885_1564_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged2885_1564, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561.push(gp_in1_2_buf64_gp_in1_266_merged2885_1564);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553.push(gp_in1_2_buf64_gp_in1_266_merged2885_1564);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544.push(gp_in1_2_buf64_gp_in1_266_merged2885_1564);
}

inline void gp_in1_2_buf64_gp_in1_266_merged2885_1565_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged2885_1565, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558.push(gp_in1_2_buf64_gp_in1_266_merged2885_1565);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550.push(gp_in1_2_buf64_gp_in1_266_merged2885_1565);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545.push(gp_in1_2_buf64_gp_in1_266_merged2885_1565);
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558 read pattern: { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[4 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1565 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558.peek(/* one reader or all rams */ (510 - gp_in1_2_buf64_ld375 >= 0) ? (132) : (-511 + gp_in1_2_buf64_ld375 == 0) ? ((130 - gp_in1_2_buf64_ld374)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1565;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559 read pattern: { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1562 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559.peek(/* one reader or all rams */ (510 - gp_in1_2_buf64_ld375 >= 0) ? (133) : (-511 + gp_in1_2_buf64_ld375 == 0) ? ((131 - gp_in1_2_buf64_ld374)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1562;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560 read pattern: { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1563 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560.peek(/* one reader or all rams */ (510 - gp_in1_2_buf64_ld375 >= 0) ? (133) : (-511 + gp_in1_2_buf64_ld375 == 0) ? ((131 - gp_in1_2_buf64_ld374)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1563;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561 read pattern: { gp_in1_2_buf64_ld374_merged2774[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1564 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561.peek(/* one reader or all rams */ (510 - gp_in1_2_buf64_ld375 >= 0) ? (133) : (-511 + gp_in1_2_buf64_ld375 == 0) ? ((131 - gp_in1_2_buf64_ld374)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1564;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550 read pattern: { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[4 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1565 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1565;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551 read pattern: { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1562 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1562;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552 read pattern: { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1563 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1563;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553 read pattern: { gp_in1_2_buf64_ld378_merged2736[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 127 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1564 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1564;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542 read pattern: { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[3 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1562 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1562_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1562;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543 read pattern: { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[2 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1563 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1563_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1563;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544 read pattern: { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[1 + 4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1564 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1564_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1564;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545 read pattern: { gp_in1_2_buf64_ld382_merged2792[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[4gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 131 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  // Write schedule: { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged2885_1565 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged2885_1565_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged2885_1565;
  return 0;
}

// # of bundles = 4
// gp_in1_266_merged2885_write
//	gp_in1_2_buf64_gp_in1_266_merged2885_1562
//	gp_in1_2_buf64_gp_in1_266_merged2885_1563
//	gp_in1_2_buf64_gp_in1_266_merged2885_1564
//	gp_in1_2_buf64_gp_in1_266_merged2885_1565
inline void gp_in1_2_buf64_gp_in1_266_merged2885_write_bundle_write(hw_uint<128>& gp_in1_266_merged2885_write, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged2885_1562_res = gp_in1_266_merged2885_write.extract<0, 31>();
	gp_in1_2_buf64_gp_in1_266_merged2885_1562_write(gp_in1_2_buf64_gp_in1_266_merged2885_1562_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged2885_1563_res = gp_in1_266_merged2885_write.extract<32, 63>();
	gp_in1_2_buf64_gp_in1_266_merged2885_1563_write(gp_in1_2_buf64_gp_in1_266_merged2885_1563_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged2885_1564_res = gp_in1_266_merged2885_write.extract<64, 95>();
	gp_in1_2_buf64_gp_in1_266_merged2885_1564_write(gp_in1_2_buf64_gp_in1_266_merged2885_1564_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged2885_1565_res = gp_in1_266_merged2885_write.extract<96, 127>();
	gp_in1_2_buf64_gp_in1_266_merged2885_1565_write(gp_in1_2_buf64_gp_in1_266_merged2885_1565_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
}

// gp_in1_2_buf64_ld374_merged2774_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561
inline hw_uint<128> gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1558_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1559_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1560_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_1561_res);
	return result;
}

// gp_in1_2_buf64_ld378_merged2736_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553
inline hw_uint<128> gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1550_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1551_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1552_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_1553_res);
	return result;
}

// gp_in1_2_buf64_ld382_merged2792_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545
inline hw_uint<128> gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1542_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1543_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1544_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_1545_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_cache {
  // Reader addrs...
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[4 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[3 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[2 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // # of banks: 4
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802;
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804;
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806;
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808;
};



inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530);
}

inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531);
}

inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532);
}

inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[4 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[3 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[2 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + 4lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533
inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write_bundle_write(hw_uint<128>& gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_res = gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1530_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_res = gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1531_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_res = gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write.extract<64, 95>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1532_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_res = gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write.extract<96, 127>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_1533_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
}

// lp_in1_286_merged2702_read
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808
inline hw_uint<128> gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_read_bundle_read(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_802_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_804_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_806_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_808_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_cache {
	// RAM Box: {[4, 512], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_cache {
	// RAM Box: {[3, 511], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_cache {
	// RAM Box: {[2, 510], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_cache {
	// RAM Box: {[1, 509], [1, 512]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_cache {
  // Reader addrs...
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[4 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[4 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[3 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[3 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // # of banks: 8
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79;
};



inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522);
}

inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523);
}

inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524);
}

inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[4 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[4 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[3 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[3 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79 read pattern: { us_gp_in1_2_buf6490_merged2903[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 4us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 127 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 126 - us_gp_in1_2_buf6490 >= 0) ? ((127 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525
inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write_bundle_write(hw_uint<128>& gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_res = gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1522_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_res = gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1523_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_res = gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write.extract<64, 95>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1524_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_res = gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write.extract<96, 127>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_1525_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
}

// us_gp_in1_2_buf6490_merged2903_read
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79
inline hw_uint<256> gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_read_bundle_read(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79

	hw_uint<256> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<0, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_72_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<32, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_73_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<64, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_74_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<96, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_75_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<128, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_76_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<160, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_77_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<192, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_78_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<224, 256>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_79_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3_cache {
	// RAM Box: {[3, 511], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6_cache {
	// RAM Box: {[2, 510], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3_cache {
	// RAM Box: {[1, 509], [0, 512]}
	// Capacity: 266
	// # of read delays: 4
  // 0, 1, 133, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_133() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_265() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 266
	// # of read delays: 6
  // 0, 1, 132, 133, 264, 265
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 130> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 130> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_132() {
		return f4;
	}

	inline hw_uint<32>  peek_133() {
		return f6;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_264() {
		return f8;
	}

	inline hw_uint<32>  peek_265() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_cache {
  // Reader addrs...
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
    // { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // # of banks: 4
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3;
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6;
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3;
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6;
};



inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514);
}

inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515);
}

inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516);
}

inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_0();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_133();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3.peek_133();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_132();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_265();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[3 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_merged_banks_3.peek_265();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_264();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_133();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3.peek_133();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_133();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_merged_banks_6.peek_265();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_merged_banks_3.peek_265();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481 read pattern: { gp_in1_374_merged2901[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 4gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 127 }
  // Read schedule : { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_merged_banks_6.peek_265();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517
inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write_bundle_write(hw_uint<128>& gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_res = gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1514_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_res = gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1515_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_res = gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write.extract<64, 95>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1516_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_res = gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write.extract<96, 127>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_1517_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
}

// gp_in1_374_merged2901_read
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481
inline hw_uint<576> gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_read_bundle_read(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481

	hw_uint<576> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<0, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1464_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<32, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1465_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<64, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1466_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<96, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1467_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<128, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1468_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<160, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1469_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<192, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1470_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<224, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1471_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<256, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1472_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<288, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1473_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<320, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1474_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<352, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1475_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<384, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1476_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<416, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1477_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<448, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1478_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<480, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1479_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<512, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1480_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<544, 576>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_1481_res);
	return result;
}

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_cache {
  // Reader addrs...
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[7 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[6 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[5 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[4 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[3 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
    // { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // # of banks: 8
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513;
};



inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[7 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[6 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[5 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[4 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[3 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513 read pattern: { gp_in1_2_buf64_us88_ld386_merged2770[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[8gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 127 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_ld386_merged2770_read
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513
inline hw_uint<256> gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_read_bundle_read(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513

	hw_uint<256> result;
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<0, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1506_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<32, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1507_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<64, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1508_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<96, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1509_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<128, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1510_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<160, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1511_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<192, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1512_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<224, 256>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_1513_res);
	return result;
}

// us_gp_in1_2_buf6490_merged2903_write
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71
inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_write_bundle_write(hw_uint<256>& us_gp_in1_2_buf6490_merged2903_write, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_res = us_gp_in1_2_buf6490_merged2903_write.extract<0, 31>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_64_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_res = us_gp_in1_2_buf6490_merged2903_write.extract<32, 63>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_65_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_res = us_gp_in1_2_buf6490_merged2903_write.extract<64, 95>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_66_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_res = us_gp_in1_2_buf6490_merged2903_write.extract<96, 127>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_67_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_res = us_gp_in1_2_buf6490_merged2903_write.extract<128, 159>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_68_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_res = us_gp_in1_2_buf6490_merged2903_write.extract<160, 191>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_69_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_res = us_gp_in1_2_buf6490_merged2903_write.extract<192, 223>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_70_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_res = us_gp_in1_2_buf6490_merged2903_write.extract<224, 255>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_71_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
}

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_cache {
  // Reader addrs...
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[7 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[6 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[5 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[4 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[3 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
    // { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // # of banks: 8
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865;
};



inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[7 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[6 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[5 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[4 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[3 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865 read pattern: { lp_in1_194_merged2696[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[8lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 127 }
  // Read schedule : { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489
inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write_bundle_write(hw_uint<256>& gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<0, 31>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1482_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<32, 63>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1483_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<64, 95>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1484_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<96, 127>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1485_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<128, 159>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1486_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<160, 191>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1487_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<192, 223>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1488_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write.extract<224, 255>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_1489_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
}

// lp_in1_194_merged2696_read
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865
inline hw_uint<256> gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865

	hw_uint<256> result;
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_851_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_853_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_855_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_857_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<128, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_859_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<160, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_861_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<192, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_863_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<224, 256>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_865_res);
	return result;
}

struct gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_cache {
  // Reader addrs...
    // { gp_in1_3_buf72_ld390_merged2742[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[1 + 2gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 127 }
    // { gp_in1_3_buf72_ld390_merged2742[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[2gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 127 }
    // { gp_in1_3_buf72_ld394_merged2876[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[1 + 2gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 127 }
    // { gp_in1_3_buf72_ld394_merged2876[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[2gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 127 }
  // # of banks: 4
  gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_cache gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460;
  gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_cache gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461;
  gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_cache gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456;
  gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_cache gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457;
};



inline void gp_in1_3_buf72_gp_in1_374_merged2901_1462_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged2901_1462, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460.push(gp_in1_3_buf72_gp_in1_374_merged2901_1462);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456.push(gp_in1_3_buf72_gp_in1_374_merged2901_1462);
}

inline void gp_in1_3_buf72_gp_in1_374_merged2901_1463_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged2901_1463, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461.push(gp_in1_3_buf72_gp_in1_374_merged2901_1463);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457.push(gp_in1_3_buf72_gp_in1_374_merged2901_1463);
}

inline hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460 read pattern: { gp_in1_3_buf72_ld390_merged2742[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[1 + 2gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 127 }
  // Read schedule : { gp_in1_3_buf72_ld390_merged2742[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged2901_1462 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged2901_1462;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461 read pattern: { gp_in1_3_buf72_ld390_merged2742[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[2gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 127 }
  // Read schedule : { gp_in1_3_buf72_ld390_merged2742[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged2901_1463 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged2901_1463;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456 read pattern: { gp_in1_3_buf72_ld394_merged2876[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[1 + 2gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 127 }
  // Read schedule : { gp_in1_3_buf72_ld394_merged2876[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 43] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged2901_1462 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1462_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged2901_1462;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457 read pattern: { gp_in1_3_buf72_ld394_merged2876[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[2gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 127 }
  // Read schedule : { gp_in1_3_buf72_ld394_merged2876[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 43] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged2901_1463 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged2901_1463_to_gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged2901_1463;
  return 0;
}

// # of bundles = 3
// gp_in1_374_merged2901_write
//	gp_in1_3_buf72_gp_in1_374_merged2901_1462
//	gp_in1_3_buf72_gp_in1_374_merged2901_1463
inline void gp_in1_3_buf72_gp_in1_374_merged2901_write_bundle_write(hw_uint<64>& gp_in1_374_merged2901_write, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged2901_1462_res = gp_in1_374_merged2901_write.extract<0, 31>();
	gp_in1_3_buf72_gp_in1_374_merged2901_1462_write(gp_in1_3_buf72_gp_in1_374_merged2901_1462_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged2901_1463_res = gp_in1_374_merged2901_write.extract<32, 63>();
	gp_in1_3_buf72_gp_in1_374_merged2901_1463_write(gp_in1_3_buf72_gp_in1_374_merged2901_1463_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
}

// gp_in1_3_buf72_ld390_merged2742_read
//	gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460
//	gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461
inline hw_uint<64> gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460
    // gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_res = gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1460_res);
	hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_res = gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_1461_res);
	return result;
}

// gp_in1_3_buf72_ld394_merged2876_read
//	gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456
//	gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457
inline hw_uint<64> gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456
    // gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_res = gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1456_res);
	hw_uint<32>  gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_res = gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_1457_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf557_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[1 + 2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // # of banks: 2
  gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_cache gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351;
  gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_cache gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353;
};



inline void gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351.push(gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450);
}

inline void gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353.push(gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_select(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[1 + 2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_15389_ld558_merged2750[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450 = gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_select(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[2pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 127 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_15389_ld558_merged2750[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451 = gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write
//	gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450
//	gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451
inline void gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write_bundle_write(hw_uint<64>& gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_res = gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_write(gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1450_res, gp_in1_3_buf72_FIFO_buf557, root, gp_in1_3_buf72_to_gp_15389_ld559, gp_in1_3_buf72_to_gp_15389_ld558, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_res = gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write.extract<32, 63>();
	gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_write(gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_1451_res, gp_in1_3_buf72_FIFO_buf557, root, gp_in1_3_buf72_to_gp_15389_ld559, gp_in1_3_buf72_to_gp_15389_ld558, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read
//	gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351
//	gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353
inline hw_uint<64> gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read_bundle_read(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351
    // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_res = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_select(gp_in1_3_buf72_FIFO_buf557, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_351_res);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_res = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_select(gp_in1_3_buf72_FIFO_buf557, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_353_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_cache {
  // Reader addrs...
    // { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[1 + 2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
    // { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[1 + 2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
    // { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
    // { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // # of banks: 4
  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_cache gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60;
  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_cache gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61;
  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_cache gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62;
  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_cache gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63;
};



inline void gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60.push(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446);
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61.push(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446);
}

inline void gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62.push(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447);
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63.push(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60 read pattern: { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[1 + 2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 126 - us_gp_in1_3_buf7282 >= 0) ? ((127 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61 read pattern: { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[1 + 2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 126 - us_gp_in1_3_buf7282 >= 0) ? ((127 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62 read pattern: { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 126 - us_gp_in1_3_buf7282 >= 0) ? ((127 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63 read pattern: { us_gp_in1_3_buf7282_merged2865[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[2us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 127 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 126 - us_gp_in1_3_buf7282 >= 0) ? ((127 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write
//	gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446
//	gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447
inline void gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write_bundle_write(hw_uint<64>& gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_res = gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_write(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1446_res, gp_in1_3_buf72_FIFO_buf561, root, gp_in1_3_buf72_to_gp_27393_ld563, gp_in1_3_buf72_to_gp_27393_ld562, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_res = gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write.extract<32, 63>();
	gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_write(gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_1447_res, gp_in1_3_buf72_FIFO_buf561, root, gp_in1_3_buf72_to_gp_27393_ld563, gp_in1_3_buf72_to_gp_27393_ld562, dynamic_address);
}

// us_gp_in1_3_buf7282_merged2865_read
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63
inline hw_uint<128> gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_read_bundle_read(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63

	hw_uint<128> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<0, 128>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_60_res);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<32, 128>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_61_res);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<64, 128>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_62_res);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<96, 128>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_63_res);
	return result;
}

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_cache {
  // Reader addrs...
    // { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[3 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
    // { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[2 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
    // { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[1 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
    // { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
  // # of banks: 4
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442;
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443;
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444;
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445;
};



inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56);
}

inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57);
}

inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58);
}

inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442 read pattern: { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[3 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443 read pattern: { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[2 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444 read pattern: { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[1 + 4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445 read pattern: { gp_in1_3_buf72_us80_ld398_merged2740[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[4gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 127 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_us80_ld398_merged2740_read
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445
inline hw_uint<128> gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_read_bundle_read(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445

	hw_uint<128> result;
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<0, 128>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1442_res);
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<32, 128>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1443_res);
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<64, 128>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1444_res);
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<96, 128>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_1445_res);
	return result;
}

// us_gp_in1_3_buf7282_merged2865_write
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59
inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_write_bundle_write(hw_uint<128>& us_gp_in1_3_buf7282_merged2865_write, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_res = us_gp_in1_3_buf7282_merged2865_write.extract<0, 31>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_56_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_res = us_gp_in1_3_buf7282_merged2865_write.extract<32, 63>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_57_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_res = us_gp_in1_3_buf7282_merged2865_write.extract<64, 95>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_58_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_res = us_gp_in1_3_buf7282_merged2865_write.extract<96, 127>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_59_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
}

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_cache {
  // Reader addrs...
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[3 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[2 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[1 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
    // { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // # of banks: 4
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803;
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805;
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807;
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809;
};



inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430);
}

inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431);
}

inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432);
}

inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[3 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[2 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[1 + 4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809 read pattern: { lp_in1_286_merged2702[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[4lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 127 }
  // Read schedule : { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433
inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write_bundle_write(hw_uint<128>& gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write.extract<0, 31>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1430_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write.extract<32, 63>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1431_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write.extract<64, 95>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1432_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write.extract<96, 127>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_1433_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
}

// lp_in1_286_merged2702_read
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809
inline hw_uint<128> gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809

	hw_uint<128> result;
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 128>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_803_res);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 128>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_805_res);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<64, 128>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_807_res);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<96, 128>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_809_res);
	return result;
}

struct in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld402_merged2794_1414_cache {
	// RAM Box: {[15, 2159], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld402_merged2794_1415_cache {
	// RAM Box: {[14, 2158], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld402_merged2794_1416_cache {
	// RAM Box: {[13, 2157], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld402_merged2794_1417_cache {
	// RAM Box: {[12, 2156], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld402_merged2794_1418_cache {
	// RAM Box: {[11, 2155], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld402_merged2794_1419_cache {
	// RAM Box: {[10, 2154], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld402_merged2794_1420_cache {
	// RAM Box: {[9, 2153], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld402_merged2794_1421_cache {
	// RAM Box: {[8, 2152], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld402_merged2794_1422_cache {
	// RAM Box: {[7, 2151], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld402_merged2794_1423_cache {
	// RAM Box: {[6, 2150], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld402_merged2794_1424_cache {
	// RAM Box: {[5, 2149], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld402_merged2794_1425_cache {
	// RAM Box: {[4, 2148], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld402_merged2794_1426_cache {
	// RAM Box: {[3, 2147], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld402_merged2794_1427_cache {
	// RAM Box: {[2, 2146], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld402_merged2794_1428_cache {
	// RAM Box: {[1, 2145], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld402_merged2794_1429_cache {
	// RAM Box: {[0, 2144], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld406_merged2738_1382_cache {
	// RAM Box: {[22, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld406_merged2738_1383_cache {
	// RAM Box: {[21, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld406_merged2738_1384_cache {
	// RAM Box: {[20, 2052], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld406_merged2738_1385_cache {
	// RAM Box: {[19, 2051], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld406_merged2738_1386_cache {
	// RAM Box: {[18, 2050], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld406_merged2738_1387_cache {
	// RAM Box: {[17, 2049], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld406_merged2738_1388_cache {
	// RAM Box: {[16, 2048], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld406_merged2738_1389_cache {
	// RAM Box: {[15, 2047], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld406_merged2738_1390_cache {
	// RAM Box: {[14, 2046], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld406_merged2738_1391_cache {
	// RAM Box: {[13, 2045], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld406_merged2738_1392_cache {
	// RAM Box: {[12, 2044], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld406_merged2738_1393_cache {
	// RAM Box: {[11, 2043], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld406_merged2738_1394_cache {
	// RAM Box: {[10, 2042], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld406_merged2738_1395_cache {
	// RAM Box: {[9, 2041], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld406_merged2738_1396_cache {
	// RAM Box: {[8, 2040], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld406_merged2738_1397_cache {
	// RAM Box: {[7, 2039], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  // Reader addrs...
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[15 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[14 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[13 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[12 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[11 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[10 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[9 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[8 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[7 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[6 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[5 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[4 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[3 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[2 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[1 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[22 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[21 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[20 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[19 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[18 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[17 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[16 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[15 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[14 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[13 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[12 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[11 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[10 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[9 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[8 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
    // { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[7 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // # of banks: 32
  in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld402_merged2794_1414_cache in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld402_merged2794_1414;
  in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld402_merged2794_1415_cache in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld402_merged2794_1415;
  in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld402_merged2794_1416_cache in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld402_merged2794_1416;
  in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld402_merged2794_1417_cache in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld402_merged2794_1417;
  in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld402_merged2794_1418_cache in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld402_merged2794_1418;
  in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld402_merged2794_1419_cache in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld402_merged2794_1419;
  in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld402_merged2794_1420_cache in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld402_merged2794_1420;
  in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld402_merged2794_1421_cache in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld402_merged2794_1421;
  in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld402_merged2794_1422_cache in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld402_merged2794_1422;
  in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld402_merged2794_1423_cache in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld402_merged2794_1423;
  in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld402_merged2794_1424_cache in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld402_merged2794_1424;
  in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld402_merged2794_1425_cache in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld402_merged2794_1425;
  in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld402_merged2794_1426_cache in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld402_merged2794_1426;
  in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld402_merged2794_1427_cache in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld402_merged2794_1427;
  in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld402_merged2794_1428_cache in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld402_merged2794_1428;
  in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld402_merged2794_1429_cache in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld402_merged2794_1429;
  in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld406_merged2738_1382_cache in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld406_merged2738_1382;
  in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld406_merged2738_1383_cache in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld406_merged2738_1383;
  in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld406_merged2738_1384_cache in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld406_merged2738_1384;
  in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld406_merged2738_1385_cache in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld406_merged2738_1385;
  in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld406_merged2738_1386_cache in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld406_merged2738_1386;
  in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld406_merged2738_1387_cache in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld406_merged2738_1387;
  in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld406_merged2738_1388_cache in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld406_merged2738_1388;
  in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld406_merged2738_1389_cache in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld406_merged2738_1389;
  in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld406_merged2738_1390_cache in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld406_merged2738_1390;
  in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld406_merged2738_1391_cache in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld406_merged2738_1391;
  in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld406_merged2738_1392_cache in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld406_merged2738_1392;
  in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld406_merged2738_1393_cache in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld406_merged2738_1393;
  in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld406_merged2738_1394_cache in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld406_merged2738_1394;
  in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld406_merged2738_1395_cache in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld406_merged2738_1395;
  in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld406_merged2738_1396_cache in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld406_merged2738_1396;
  in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld406_merged2738_1397_cache in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld406_merged2738_1397;
};



inline void in0_pw_math_in0_oc02_merged2863_316_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_316, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld402_merged2794_1414.push(in0_pw_math_in0_oc02_merged2863_316);
  in0.in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld406_merged2738_1389.push(in0_pw_math_in0_oc02_merged2863_316);
}

inline void in0_pw_math_in0_oc02_merged2863_317_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_317, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld402_merged2794_1415.push(in0_pw_math_in0_oc02_merged2863_317);
  in0.in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld406_merged2738_1390.push(in0_pw_math_in0_oc02_merged2863_317);
}

inline void in0_pw_math_in0_oc02_merged2863_318_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_318, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld402_merged2794_1416.push(in0_pw_math_in0_oc02_merged2863_318);
  in0.in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld406_merged2738_1391.push(in0_pw_math_in0_oc02_merged2863_318);
}

inline void in0_pw_math_in0_oc02_merged2863_319_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_319, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld402_merged2794_1417.push(in0_pw_math_in0_oc02_merged2863_319);
  in0.in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld406_merged2738_1392.push(in0_pw_math_in0_oc02_merged2863_319);
}

inline void in0_pw_math_in0_oc02_merged2863_320_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_320, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld402_merged2794_1418.push(in0_pw_math_in0_oc02_merged2863_320);
  in0.in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld406_merged2738_1393.push(in0_pw_math_in0_oc02_merged2863_320);
}

inline void in0_pw_math_in0_oc02_merged2863_321_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_321, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld402_merged2794_1419.push(in0_pw_math_in0_oc02_merged2863_321);
  in0.in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld406_merged2738_1394.push(in0_pw_math_in0_oc02_merged2863_321);
}

inline void in0_pw_math_in0_oc02_merged2863_322_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_322, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld402_merged2794_1420.push(in0_pw_math_in0_oc02_merged2863_322);
  in0.in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld406_merged2738_1395.push(in0_pw_math_in0_oc02_merged2863_322);
}

inline void in0_pw_math_in0_oc02_merged2863_323_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_323, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld402_merged2794_1421.push(in0_pw_math_in0_oc02_merged2863_323);
  in0.in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld406_merged2738_1396.push(in0_pw_math_in0_oc02_merged2863_323);
}

inline void in0_pw_math_in0_oc02_merged2863_324_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_324, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld402_merged2794_1422.push(in0_pw_math_in0_oc02_merged2863_324);
  in0.in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld406_merged2738_1397.push(in0_pw_math_in0_oc02_merged2863_324);
}

inline void in0_pw_math_in0_oc02_merged2863_325_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_325, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld402_merged2794_1423.push(in0_pw_math_in0_oc02_merged2863_325);
  in0.in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld406_merged2738_1382.push(in0_pw_math_in0_oc02_merged2863_325);
}

inline void in0_pw_math_in0_oc02_merged2863_326_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_326, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld402_merged2794_1424.push(in0_pw_math_in0_oc02_merged2863_326);
  in0.in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld406_merged2738_1383.push(in0_pw_math_in0_oc02_merged2863_326);
}

inline void in0_pw_math_in0_oc02_merged2863_327_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_327, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld402_merged2794_1425.push(in0_pw_math_in0_oc02_merged2863_327);
  in0.in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld406_merged2738_1384.push(in0_pw_math_in0_oc02_merged2863_327);
}

inline void in0_pw_math_in0_oc02_merged2863_328_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_328, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld402_merged2794_1426.push(in0_pw_math_in0_oc02_merged2863_328);
  in0.in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld406_merged2738_1385.push(in0_pw_math_in0_oc02_merged2863_328);
}

inline void in0_pw_math_in0_oc02_merged2863_329_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_329, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld402_merged2794_1427.push(in0_pw_math_in0_oc02_merged2863_329);
  in0.in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld406_merged2738_1386.push(in0_pw_math_in0_oc02_merged2863_329);
}

inline void in0_pw_math_in0_oc02_merged2863_330_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_330, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld402_merged2794_1428.push(in0_pw_math_in0_oc02_merged2863_330);
  in0.in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld406_merged2738_1387.push(in0_pw_math_in0_oc02_merged2863_330);
}

inline void in0_pw_math_in0_oc02_merged2863_331_write(hw_uint<32> & in0_pw_math_in0_oc02_merged2863_331, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld402_merged2794_1429.push(in0_pw_math_in0_oc02_merged2863_331);
  in0.in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld406_merged2738_1388.push(in0_pw_math_in0_oc02_merged2863_331);
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1414_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1414 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[15 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_316 = in0.in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld402_merged2794_1414.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_316;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1415_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1415 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[14 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_317 = in0.in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld402_merged2794_1415.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_317;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1416_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1416 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[13 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_318 = in0.in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld402_merged2794_1416.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_318;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1417_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1417 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[12 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_319 = in0.in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld402_merged2794_1417.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_319;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1418_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1418 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[11 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_320 = in0.in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld402_merged2794_1418.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_320;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1419_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1419 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[10 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_321 = in0.in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld402_merged2794_1419.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_321;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1420_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1420 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[9 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_322 = in0.in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld402_merged2794_1420.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_322;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1421_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1421 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[8 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_323 = in0.in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld402_merged2794_1421.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_323;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1422_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1422 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[7 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_324 = in0.in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld402_merged2794_1422.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_324;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1423_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1423 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[6 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_325 = in0.in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld402_merged2794_1423.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_325;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1424_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1424 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[5 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_326 = in0.in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld402_merged2794_1424.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_326;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1425_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1425 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[4 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_327 = in0.in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld402_merged2794_1425.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_327;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1426_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1426 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[3 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_328 = in0.in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld402_merged2794_1426.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_328;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1427_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1427 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[2 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_329 = in0.in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld402_merged2794_1427.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_329;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1428_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1428 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[1 + 16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_330 = in0.in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld402_merged2794_1428.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_330;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged2794_1429_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged2794_1429 read pattern: { in0_ld402_merged2794[root = 0, in0_ld403, in0_ld402] -> in0[16in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 134 }
  // Read schedule : { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_331 = in0.in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld402_merged2794_1429.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_331;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1382_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1382 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[22 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_325 = in0.in0_pw_math_in0_oc02_merged2863_325_to_in0_in0_ld406_merged2738_1382.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_325;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1383_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1383 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[21 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_326 = in0.in0_pw_math_in0_oc02_merged2863_326_to_in0_in0_ld406_merged2738_1383.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_326;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1384_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1384 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[20 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_327 = in0.in0_pw_math_in0_oc02_merged2863_327_to_in0_in0_ld406_merged2738_1384.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_327;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1385_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1385 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[19 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_328 = in0.in0_pw_math_in0_oc02_merged2863_328_to_in0_in0_ld406_merged2738_1385.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_328;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1386_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1386 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[18 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_329 = in0.in0_pw_math_in0_oc02_merged2863_329_to_in0_in0_ld406_merged2738_1386.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_329;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1387_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1387 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[17 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_330 = in0.in0_pw_math_in0_oc02_merged2863_330_to_in0_in0_ld406_merged2738_1387.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_330;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1388_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1388 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[16 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_331 = in0.in0_pw_math_in0_oc02_merged2863_331_to_in0_in0_ld406_merged2738_1388.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged2863_331;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1389_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1389 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[15 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_316 = in0.in0_pw_math_in0_oc02_merged2863_316_to_in0_in0_ld406_merged2738_1389.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_316;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1390_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1390 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[14 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_317 = in0.in0_pw_math_in0_oc02_merged2863_317_to_in0_in0_ld406_merged2738_1390.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_317;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1391_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1391 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[13 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_318 = in0.in0_pw_math_in0_oc02_merged2863_318_to_in0_in0_ld406_merged2738_1391.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_318;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1392_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1392 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[12 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_319 = in0.in0_pw_math_in0_oc02_merged2863_319_to_in0_in0_ld406_merged2738_1392.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_319;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1393_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1393 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[11 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_320 = in0.in0_pw_math_in0_oc02_merged2863_320_to_in0_in0_ld406_merged2738_1393.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_320;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1394_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1394 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[10 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_321 = in0.in0_pw_math_in0_oc02_merged2863_321_to_in0_in0_ld406_merged2738_1394.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_321;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1395_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1395 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[9 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_322 = in0.in0_pw_math_in0_oc02_merged2863_322_to_in0_in0_ld406_merged2738_1395.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_322;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1396_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1396 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[8 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_323 = in0.in0_pw_math_in0_oc02_merged2863_323_to_in0_in0_ld406_merged2738_1396.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_323;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged2738_1397_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged2738_1397 read pattern: { in0_ld406_merged2738[root = 0, in0_ld407, in0_ld406] -> in0[7 + 16in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 127 }
  // Read schedule : { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_pw_math_in0_oc02_merged2863_324 = in0.in0_pw_math_in0_oc02_merged2863_324_to_in0_in0_ld406_merged2738_1397.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged2863_324;
  return 0;
}

// # of bundles = 3
// in0_ld402_merged2794_read
//	in0_in0_ld402_merged2794_1414
//	in0_in0_ld402_merged2794_1415
//	in0_in0_ld402_merged2794_1416
//	in0_in0_ld402_merged2794_1417
//	in0_in0_ld402_merged2794_1418
//	in0_in0_ld402_merged2794_1419
//	in0_in0_ld402_merged2794_1420
//	in0_in0_ld402_merged2794_1421
//	in0_in0_ld402_merged2794_1422
//	in0_in0_ld402_merged2794_1423
//	in0_in0_ld402_merged2794_1424
//	in0_in0_ld402_merged2794_1425
//	in0_in0_ld402_merged2794_1426
//	in0_in0_ld402_merged2794_1427
//	in0_in0_ld402_merged2794_1428
//	in0_in0_ld402_merged2794_1429
inline hw_uint<512> in0_in0_ld402_merged2794_read_bundle_read(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
  // # of ports in bundle: 16
    // in0_in0_ld402_merged2794_1414
    // in0_in0_ld402_merged2794_1415
    // in0_in0_ld402_merged2794_1416
    // in0_in0_ld402_merged2794_1417
    // in0_in0_ld402_merged2794_1418
    // in0_in0_ld402_merged2794_1419
    // in0_in0_ld402_merged2794_1420
    // in0_in0_ld402_merged2794_1421
    // in0_in0_ld402_merged2794_1422
    // in0_in0_ld402_merged2794_1423
    // in0_in0_ld402_merged2794_1424
    // in0_in0_ld402_merged2794_1425
    // in0_in0_ld402_merged2794_1426
    // in0_in0_ld402_merged2794_1427
    // in0_in0_ld402_merged2794_1428
    // in0_in0_ld402_merged2794_1429

	hw_uint<512> result;
	hw_uint<32>  in0_in0_ld402_merged2794_1414_res = in0_in0_ld402_merged2794_1414_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<0, 512>(result, in0_in0_ld402_merged2794_1414_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1415_res = in0_in0_ld402_merged2794_1415_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<32, 512>(result, in0_in0_ld402_merged2794_1415_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1416_res = in0_in0_ld402_merged2794_1416_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<64, 512>(result, in0_in0_ld402_merged2794_1416_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1417_res = in0_in0_ld402_merged2794_1417_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<96, 512>(result, in0_in0_ld402_merged2794_1417_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1418_res = in0_in0_ld402_merged2794_1418_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<128, 512>(result, in0_in0_ld402_merged2794_1418_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1419_res = in0_in0_ld402_merged2794_1419_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<160, 512>(result, in0_in0_ld402_merged2794_1419_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1420_res = in0_in0_ld402_merged2794_1420_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<192, 512>(result, in0_in0_ld402_merged2794_1420_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1421_res = in0_in0_ld402_merged2794_1421_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<224, 512>(result, in0_in0_ld402_merged2794_1421_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1422_res = in0_in0_ld402_merged2794_1422_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<256, 512>(result, in0_in0_ld402_merged2794_1422_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1423_res = in0_in0_ld402_merged2794_1423_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<288, 512>(result, in0_in0_ld402_merged2794_1423_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1424_res = in0_in0_ld402_merged2794_1424_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<320, 512>(result, in0_in0_ld402_merged2794_1424_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1425_res = in0_in0_ld402_merged2794_1425_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<352, 512>(result, in0_in0_ld402_merged2794_1425_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1426_res = in0_in0_ld402_merged2794_1426_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<384, 512>(result, in0_in0_ld402_merged2794_1426_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1427_res = in0_in0_ld402_merged2794_1427_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<416, 512>(result, in0_in0_ld402_merged2794_1427_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1428_res = in0_in0_ld402_merged2794_1428_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<448, 512>(result, in0_in0_ld402_merged2794_1428_res);
	hw_uint<32>  in0_in0_ld402_merged2794_1429_res = in0_in0_ld402_merged2794_1429_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<480, 512>(result, in0_in0_ld402_merged2794_1429_res);
	return result;
}

// in0_ld406_merged2738_read
//	in0_in0_ld406_merged2738_1382
//	in0_in0_ld406_merged2738_1383
//	in0_in0_ld406_merged2738_1384
//	in0_in0_ld406_merged2738_1385
//	in0_in0_ld406_merged2738_1386
//	in0_in0_ld406_merged2738_1387
//	in0_in0_ld406_merged2738_1388
//	in0_in0_ld406_merged2738_1389
//	in0_in0_ld406_merged2738_1390
//	in0_in0_ld406_merged2738_1391
//	in0_in0_ld406_merged2738_1392
//	in0_in0_ld406_merged2738_1393
//	in0_in0_ld406_merged2738_1394
//	in0_in0_ld406_merged2738_1395
//	in0_in0_ld406_merged2738_1396
//	in0_in0_ld406_merged2738_1397
inline hw_uint<512> in0_in0_ld406_merged2738_read_bundle_read(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
  // # of ports in bundle: 16
    // in0_in0_ld406_merged2738_1382
    // in0_in0_ld406_merged2738_1383
    // in0_in0_ld406_merged2738_1384
    // in0_in0_ld406_merged2738_1385
    // in0_in0_ld406_merged2738_1386
    // in0_in0_ld406_merged2738_1387
    // in0_in0_ld406_merged2738_1388
    // in0_in0_ld406_merged2738_1389
    // in0_in0_ld406_merged2738_1390
    // in0_in0_ld406_merged2738_1391
    // in0_in0_ld406_merged2738_1392
    // in0_in0_ld406_merged2738_1393
    // in0_in0_ld406_merged2738_1394
    // in0_in0_ld406_merged2738_1395
    // in0_in0_ld406_merged2738_1396
    // in0_in0_ld406_merged2738_1397

	hw_uint<512> result;
	hw_uint<32>  in0_in0_ld406_merged2738_1382_res = in0_in0_ld406_merged2738_1382_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<0, 512>(result, in0_in0_ld406_merged2738_1382_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1383_res = in0_in0_ld406_merged2738_1383_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<32, 512>(result, in0_in0_ld406_merged2738_1383_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1384_res = in0_in0_ld406_merged2738_1384_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<64, 512>(result, in0_in0_ld406_merged2738_1384_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1385_res = in0_in0_ld406_merged2738_1385_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<96, 512>(result, in0_in0_ld406_merged2738_1385_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1386_res = in0_in0_ld406_merged2738_1386_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<128, 512>(result, in0_in0_ld406_merged2738_1386_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1387_res = in0_in0_ld406_merged2738_1387_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<160, 512>(result, in0_in0_ld406_merged2738_1387_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1388_res = in0_in0_ld406_merged2738_1388_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<192, 512>(result, in0_in0_ld406_merged2738_1388_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1389_res = in0_in0_ld406_merged2738_1389_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<224, 512>(result, in0_in0_ld406_merged2738_1389_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1390_res = in0_in0_ld406_merged2738_1390_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<256, 512>(result, in0_in0_ld406_merged2738_1390_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1391_res = in0_in0_ld406_merged2738_1391_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<288, 512>(result, in0_in0_ld406_merged2738_1391_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1392_res = in0_in0_ld406_merged2738_1392_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<320, 512>(result, in0_in0_ld406_merged2738_1392_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1393_res = in0_in0_ld406_merged2738_1393_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<352, 512>(result, in0_in0_ld406_merged2738_1393_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1394_res = in0_in0_ld406_merged2738_1394_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<384, 512>(result, in0_in0_ld406_merged2738_1394_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1395_res = in0_in0_ld406_merged2738_1395_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<416, 512>(result, in0_in0_ld406_merged2738_1395_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1396_res = in0_in0_ld406_merged2738_1396_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<448, 512>(result, in0_in0_ld406_merged2738_1396_res);
	hw_uint<32>  in0_in0_ld406_merged2738_1397_res = in0_in0_ld406_merged2738_1397_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<480, 512>(result, in0_in0_ld406_merged2738_1397_res);
	return result;
}

// pw_math_in0_oc02_merged2863_write
//	in0_pw_math_in0_oc02_merged2863_316
//	in0_pw_math_in0_oc02_merged2863_317
//	in0_pw_math_in0_oc02_merged2863_318
//	in0_pw_math_in0_oc02_merged2863_319
//	in0_pw_math_in0_oc02_merged2863_320
//	in0_pw_math_in0_oc02_merged2863_321
//	in0_pw_math_in0_oc02_merged2863_322
//	in0_pw_math_in0_oc02_merged2863_323
//	in0_pw_math_in0_oc02_merged2863_324
//	in0_pw_math_in0_oc02_merged2863_325
//	in0_pw_math_in0_oc02_merged2863_326
//	in0_pw_math_in0_oc02_merged2863_327
//	in0_pw_math_in0_oc02_merged2863_328
//	in0_pw_math_in0_oc02_merged2863_329
//	in0_pw_math_in0_oc02_merged2863_330
//	in0_pw_math_in0_oc02_merged2863_331
inline void in0_pw_math_in0_oc02_merged2863_write_bundle_write(hw_uint<512>& pw_math_in0_oc02_merged2863_write, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_316_res = pw_math_in0_oc02_merged2863_write.extract<0, 31>();
	in0_pw_math_in0_oc02_merged2863_316_write(in0_pw_math_in0_oc02_merged2863_316_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_317_res = pw_math_in0_oc02_merged2863_write.extract<32, 63>();
	in0_pw_math_in0_oc02_merged2863_317_write(in0_pw_math_in0_oc02_merged2863_317_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_318_res = pw_math_in0_oc02_merged2863_write.extract<64, 95>();
	in0_pw_math_in0_oc02_merged2863_318_write(in0_pw_math_in0_oc02_merged2863_318_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_319_res = pw_math_in0_oc02_merged2863_write.extract<96, 127>();
	in0_pw_math_in0_oc02_merged2863_319_write(in0_pw_math_in0_oc02_merged2863_319_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_320_res = pw_math_in0_oc02_merged2863_write.extract<128, 159>();
	in0_pw_math_in0_oc02_merged2863_320_write(in0_pw_math_in0_oc02_merged2863_320_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_321_res = pw_math_in0_oc02_merged2863_write.extract<160, 191>();
	in0_pw_math_in0_oc02_merged2863_321_write(in0_pw_math_in0_oc02_merged2863_321_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_322_res = pw_math_in0_oc02_merged2863_write.extract<192, 223>();
	in0_pw_math_in0_oc02_merged2863_322_write(in0_pw_math_in0_oc02_merged2863_322_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_323_res = pw_math_in0_oc02_merged2863_write.extract<224, 255>();
	in0_pw_math_in0_oc02_merged2863_323_write(in0_pw_math_in0_oc02_merged2863_323_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_324_res = pw_math_in0_oc02_merged2863_write.extract<256, 287>();
	in0_pw_math_in0_oc02_merged2863_324_write(in0_pw_math_in0_oc02_merged2863_324_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_325_res = pw_math_in0_oc02_merged2863_write.extract<288, 319>();
	in0_pw_math_in0_oc02_merged2863_325_write(in0_pw_math_in0_oc02_merged2863_325_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_326_res = pw_math_in0_oc02_merged2863_write.extract<320, 351>();
	in0_pw_math_in0_oc02_merged2863_326_write(in0_pw_math_in0_oc02_merged2863_326_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_327_res = pw_math_in0_oc02_merged2863_write.extract<352, 383>();
	in0_pw_math_in0_oc02_merged2863_327_write(in0_pw_math_in0_oc02_merged2863_327_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_328_res = pw_math_in0_oc02_merged2863_write.extract<384, 415>();
	in0_pw_math_in0_oc02_merged2863_328_write(in0_pw_math_in0_oc02_merged2863_328_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_329_res = pw_math_in0_oc02_merged2863_write.extract<416, 447>();
	in0_pw_math_in0_oc02_merged2863_329_write(in0_pw_math_in0_oc02_merged2863_329_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_330_res = pw_math_in0_oc02_merged2863_write.extract<448, 479>();
	in0_pw_math_in0_oc02_merged2863_330_write(in0_pw_math_in0_oc02_merged2863_330_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged2863_331_res = pw_math_in0_oc02_merged2863_write.extract<480, 511>();
	in0_pw_math_in0_oc02_merged2863_331_write(in0_pw_math_in0_oc02_merged2863_331_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
}

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3_cache {
	// RAM Box: {[15, 2143], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6_cache {
	// RAM Box: {[14, 2142], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3_cache {
	// RAM Box: {[13, 2141], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6_cache {
	// RAM Box: {[12, 2140], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3_cache {
	// RAM Box: {[11, 2139], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6_cache {
	// RAM Box: {[10, 2138], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3_cache {
	// RAM Box: {[9, 2137], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6_cache {
	// RAM Box: {[8, 2136], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3_cache {
	// RAM Box: {[7, 2135], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6_cache {
	// RAM Box: {[6, 2134], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3_cache {
	// RAM Box: {[5, 2133], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6_cache {
	// RAM Box: {[4, 2132], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3_cache {
	// RAM Box: {[3, 2131], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6_cache {
	// RAM Box: {[2, 2130], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3_cache {
	// RAM Box: {[1, 2129], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6_cache {
	// RAM Box: {[0, 2144], [0, 2054]}
	// Capacity: 272
	// # of read delays: 6
  // 0, 1, 135, 136, 270, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 133> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_136() {
		return f6;
	}

	inline hw_uint<32>  peek_269() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_270() {
		return f8;
	}

	inline hw_uint<32>  peek_271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_cache {
  // Reader addrs...
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
    // { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // # of banks: 16
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6;
};



inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349);
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2182_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2182 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2183_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2183 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2184_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2184 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_0();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2185_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2185 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2186_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2186 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2187_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2187 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_135();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2188_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2188 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2189_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2189 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[15 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2190_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2190 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_270();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2191_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2191 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2192_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2192 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2193_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2193 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2194_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2194 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2195_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2195 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2196_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2196 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2197_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2197 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2198_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2198 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[13 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2199_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2199 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[14 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2200_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2200 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2201_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2201 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2202_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2202 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2203_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2203 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2204_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2204 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2205_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2205 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2206_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2206 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2207_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2207 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[11 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2208_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2208 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[12 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2209_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2209 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2210_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2210 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2211_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2211 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2212_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2212 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2213_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2213 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2214_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2214 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2215_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2215 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2216_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2216 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[9 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2217_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2217 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[10 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2218_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2218 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2219_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2219 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2220_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2220 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2221_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2221 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2222_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2222 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2223_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2223 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2224_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2224 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2225_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2225 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2226_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2226 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2227_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2227 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2228_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2228 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2229_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2229 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2230_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2230 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2231_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2231 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2232_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2232 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2233_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2233 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2234_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2234 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2235_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2235 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2236_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2236 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2237_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2237 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2238_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2238 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2239_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2239 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2240_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2240 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2241_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2241 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2242_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2242 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2243_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2243 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2244_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2244 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2245_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2245 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2246_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2246 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2247_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2247 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2248_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2248 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2249_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2249 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2250_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2250 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_136();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2251_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2251 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2252_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2252 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_merged_banks_3.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2253_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged2898_2253 read pattern: { gp_in0_110_merged2898[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 16gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 133 }
  // Read schedule : { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_merged_banks_6.peek_271();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347;
  return 0;
}

// # of bundles = 2
// gp_in0_110_merged2898_read
//	in0_FIFO_buf569_gp_in0_110_merged2898_2182
//	in0_FIFO_buf569_gp_in0_110_merged2898_2183
//	in0_FIFO_buf569_gp_in0_110_merged2898_2184
//	in0_FIFO_buf569_gp_in0_110_merged2898_2185
//	in0_FIFO_buf569_gp_in0_110_merged2898_2186
//	in0_FIFO_buf569_gp_in0_110_merged2898_2187
//	in0_FIFO_buf569_gp_in0_110_merged2898_2188
//	in0_FIFO_buf569_gp_in0_110_merged2898_2189
//	in0_FIFO_buf569_gp_in0_110_merged2898_2190
//	in0_FIFO_buf569_gp_in0_110_merged2898_2191
//	in0_FIFO_buf569_gp_in0_110_merged2898_2192
//	in0_FIFO_buf569_gp_in0_110_merged2898_2193
//	in0_FIFO_buf569_gp_in0_110_merged2898_2194
//	in0_FIFO_buf569_gp_in0_110_merged2898_2195
//	in0_FIFO_buf569_gp_in0_110_merged2898_2196
//	in0_FIFO_buf569_gp_in0_110_merged2898_2197
//	in0_FIFO_buf569_gp_in0_110_merged2898_2198
//	in0_FIFO_buf569_gp_in0_110_merged2898_2199
//	in0_FIFO_buf569_gp_in0_110_merged2898_2200
//	in0_FIFO_buf569_gp_in0_110_merged2898_2201
//	in0_FIFO_buf569_gp_in0_110_merged2898_2202
//	in0_FIFO_buf569_gp_in0_110_merged2898_2203
//	in0_FIFO_buf569_gp_in0_110_merged2898_2204
//	in0_FIFO_buf569_gp_in0_110_merged2898_2205
//	in0_FIFO_buf569_gp_in0_110_merged2898_2206
//	in0_FIFO_buf569_gp_in0_110_merged2898_2207
//	in0_FIFO_buf569_gp_in0_110_merged2898_2208
//	in0_FIFO_buf569_gp_in0_110_merged2898_2209
//	in0_FIFO_buf569_gp_in0_110_merged2898_2210
//	in0_FIFO_buf569_gp_in0_110_merged2898_2211
//	in0_FIFO_buf569_gp_in0_110_merged2898_2212
//	in0_FIFO_buf569_gp_in0_110_merged2898_2213
//	in0_FIFO_buf569_gp_in0_110_merged2898_2214
//	in0_FIFO_buf569_gp_in0_110_merged2898_2215
//	in0_FIFO_buf569_gp_in0_110_merged2898_2216
//	in0_FIFO_buf569_gp_in0_110_merged2898_2217
//	in0_FIFO_buf569_gp_in0_110_merged2898_2218
//	in0_FIFO_buf569_gp_in0_110_merged2898_2219
//	in0_FIFO_buf569_gp_in0_110_merged2898_2220
//	in0_FIFO_buf569_gp_in0_110_merged2898_2221
//	in0_FIFO_buf569_gp_in0_110_merged2898_2222
//	in0_FIFO_buf569_gp_in0_110_merged2898_2223
//	in0_FIFO_buf569_gp_in0_110_merged2898_2224
//	in0_FIFO_buf569_gp_in0_110_merged2898_2225
//	in0_FIFO_buf569_gp_in0_110_merged2898_2226
//	in0_FIFO_buf569_gp_in0_110_merged2898_2227
//	in0_FIFO_buf569_gp_in0_110_merged2898_2228
//	in0_FIFO_buf569_gp_in0_110_merged2898_2229
//	in0_FIFO_buf569_gp_in0_110_merged2898_2230
//	in0_FIFO_buf569_gp_in0_110_merged2898_2231
//	in0_FIFO_buf569_gp_in0_110_merged2898_2232
//	in0_FIFO_buf569_gp_in0_110_merged2898_2233
//	in0_FIFO_buf569_gp_in0_110_merged2898_2234
//	in0_FIFO_buf569_gp_in0_110_merged2898_2235
//	in0_FIFO_buf569_gp_in0_110_merged2898_2236
//	in0_FIFO_buf569_gp_in0_110_merged2898_2237
//	in0_FIFO_buf569_gp_in0_110_merged2898_2238
//	in0_FIFO_buf569_gp_in0_110_merged2898_2239
//	in0_FIFO_buf569_gp_in0_110_merged2898_2240
//	in0_FIFO_buf569_gp_in0_110_merged2898_2241
//	in0_FIFO_buf569_gp_in0_110_merged2898_2242
//	in0_FIFO_buf569_gp_in0_110_merged2898_2243
//	in0_FIFO_buf569_gp_in0_110_merged2898_2244
//	in0_FIFO_buf569_gp_in0_110_merged2898_2245
//	in0_FIFO_buf569_gp_in0_110_merged2898_2246
//	in0_FIFO_buf569_gp_in0_110_merged2898_2247
//	in0_FIFO_buf569_gp_in0_110_merged2898_2248
//	in0_FIFO_buf569_gp_in0_110_merged2898_2249
//	in0_FIFO_buf569_gp_in0_110_merged2898_2250
//	in0_FIFO_buf569_gp_in0_110_merged2898_2251
//	in0_FIFO_buf569_gp_in0_110_merged2898_2252
//	in0_FIFO_buf569_gp_in0_110_merged2898_2253
inline hw_uint<2304> in0_FIFO_buf569_gp_in0_110_merged2898_read_bundle_read(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  // # of ports in bundle: 72
    // in0_FIFO_buf569_gp_in0_110_merged2898_2182
    // in0_FIFO_buf569_gp_in0_110_merged2898_2183
    // in0_FIFO_buf569_gp_in0_110_merged2898_2184
    // in0_FIFO_buf569_gp_in0_110_merged2898_2185
    // in0_FIFO_buf569_gp_in0_110_merged2898_2186
    // in0_FIFO_buf569_gp_in0_110_merged2898_2187
    // in0_FIFO_buf569_gp_in0_110_merged2898_2188
    // in0_FIFO_buf569_gp_in0_110_merged2898_2189
    // in0_FIFO_buf569_gp_in0_110_merged2898_2190
    // in0_FIFO_buf569_gp_in0_110_merged2898_2191
    // in0_FIFO_buf569_gp_in0_110_merged2898_2192
    // in0_FIFO_buf569_gp_in0_110_merged2898_2193
    // in0_FIFO_buf569_gp_in0_110_merged2898_2194
    // in0_FIFO_buf569_gp_in0_110_merged2898_2195
    // in0_FIFO_buf569_gp_in0_110_merged2898_2196
    // in0_FIFO_buf569_gp_in0_110_merged2898_2197
    // in0_FIFO_buf569_gp_in0_110_merged2898_2198
    // in0_FIFO_buf569_gp_in0_110_merged2898_2199
    // in0_FIFO_buf569_gp_in0_110_merged2898_2200
    // in0_FIFO_buf569_gp_in0_110_merged2898_2201
    // in0_FIFO_buf569_gp_in0_110_merged2898_2202
    // in0_FIFO_buf569_gp_in0_110_merged2898_2203
    // in0_FIFO_buf569_gp_in0_110_merged2898_2204
    // in0_FIFO_buf569_gp_in0_110_merged2898_2205
    // in0_FIFO_buf569_gp_in0_110_merged2898_2206
    // in0_FIFO_buf569_gp_in0_110_merged2898_2207
    // in0_FIFO_buf569_gp_in0_110_merged2898_2208
    // in0_FIFO_buf569_gp_in0_110_merged2898_2209
    // in0_FIFO_buf569_gp_in0_110_merged2898_2210
    // in0_FIFO_buf569_gp_in0_110_merged2898_2211
    // in0_FIFO_buf569_gp_in0_110_merged2898_2212
    // in0_FIFO_buf569_gp_in0_110_merged2898_2213
    // in0_FIFO_buf569_gp_in0_110_merged2898_2214
    // in0_FIFO_buf569_gp_in0_110_merged2898_2215
    // in0_FIFO_buf569_gp_in0_110_merged2898_2216
    // in0_FIFO_buf569_gp_in0_110_merged2898_2217
    // in0_FIFO_buf569_gp_in0_110_merged2898_2218
    // in0_FIFO_buf569_gp_in0_110_merged2898_2219
    // in0_FIFO_buf569_gp_in0_110_merged2898_2220
    // in0_FIFO_buf569_gp_in0_110_merged2898_2221
    // in0_FIFO_buf569_gp_in0_110_merged2898_2222
    // in0_FIFO_buf569_gp_in0_110_merged2898_2223
    // in0_FIFO_buf569_gp_in0_110_merged2898_2224
    // in0_FIFO_buf569_gp_in0_110_merged2898_2225
    // in0_FIFO_buf569_gp_in0_110_merged2898_2226
    // in0_FIFO_buf569_gp_in0_110_merged2898_2227
    // in0_FIFO_buf569_gp_in0_110_merged2898_2228
    // in0_FIFO_buf569_gp_in0_110_merged2898_2229
    // in0_FIFO_buf569_gp_in0_110_merged2898_2230
    // in0_FIFO_buf569_gp_in0_110_merged2898_2231
    // in0_FIFO_buf569_gp_in0_110_merged2898_2232
    // in0_FIFO_buf569_gp_in0_110_merged2898_2233
    // in0_FIFO_buf569_gp_in0_110_merged2898_2234
    // in0_FIFO_buf569_gp_in0_110_merged2898_2235
    // in0_FIFO_buf569_gp_in0_110_merged2898_2236
    // in0_FIFO_buf569_gp_in0_110_merged2898_2237
    // in0_FIFO_buf569_gp_in0_110_merged2898_2238
    // in0_FIFO_buf569_gp_in0_110_merged2898_2239
    // in0_FIFO_buf569_gp_in0_110_merged2898_2240
    // in0_FIFO_buf569_gp_in0_110_merged2898_2241
    // in0_FIFO_buf569_gp_in0_110_merged2898_2242
    // in0_FIFO_buf569_gp_in0_110_merged2898_2243
    // in0_FIFO_buf569_gp_in0_110_merged2898_2244
    // in0_FIFO_buf569_gp_in0_110_merged2898_2245
    // in0_FIFO_buf569_gp_in0_110_merged2898_2246
    // in0_FIFO_buf569_gp_in0_110_merged2898_2247
    // in0_FIFO_buf569_gp_in0_110_merged2898_2248
    // in0_FIFO_buf569_gp_in0_110_merged2898_2249
    // in0_FIFO_buf569_gp_in0_110_merged2898_2250
    // in0_FIFO_buf569_gp_in0_110_merged2898_2251
    // in0_FIFO_buf569_gp_in0_110_merged2898_2252
    // in0_FIFO_buf569_gp_in0_110_merged2898_2253

	hw_uint<2304> result;
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2182_res = in0_FIFO_buf569_gp_in0_110_merged2898_2182_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<0, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2182_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2183_res = in0_FIFO_buf569_gp_in0_110_merged2898_2183_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<32, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2183_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2184_res = in0_FIFO_buf569_gp_in0_110_merged2898_2184_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<64, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2184_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2185_res = in0_FIFO_buf569_gp_in0_110_merged2898_2185_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<96, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2185_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2186_res = in0_FIFO_buf569_gp_in0_110_merged2898_2186_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<128, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2186_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2187_res = in0_FIFO_buf569_gp_in0_110_merged2898_2187_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<160, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2187_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2188_res = in0_FIFO_buf569_gp_in0_110_merged2898_2188_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<192, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2188_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2189_res = in0_FIFO_buf569_gp_in0_110_merged2898_2189_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<224, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2189_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2190_res = in0_FIFO_buf569_gp_in0_110_merged2898_2190_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<256, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2190_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2191_res = in0_FIFO_buf569_gp_in0_110_merged2898_2191_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<288, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2191_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2192_res = in0_FIFO_buf569_gp_in0_110_merged2898_2192_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<320, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2192_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2193_res = in0_FIFO_buf569_gp_in0_110_merged2898_2193_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<352, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2193_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2194_res = in0_FIFO_buf569_gp_in0_110_merged2898_2194_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<384, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2194_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2195_res = in0_FIFO_buf569_gp_in0_110_merged2898_2195_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<416, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2195_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2196_res = in0_FIFO_buf569_gp_in0_110_merged2898_2196_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<448, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2196_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2197_res = in0_FIFO_buf569_gp_in0_110_merged2898_2197_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<480, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2197_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2198_res = in0_FIFO_buf569_gp_in0_110_merged2898_2198_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<512, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2198_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2199_res = in0_FIFO_buf569_gp_in0_110_merged2898_2199_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<544, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2199_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2200_res = in0_FIFO_buf569_gp_in0_110_merged2898_2200_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<576, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2200_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2201_res = in0_FIFO_buf569_gp_in0_110_merged2898_2201_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<608, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2201_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2202_res = in0_FIFO_buf569_gp_in0_110_merged2898_2202_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<640, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2202_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2203_res = in0_FIFO_buf569_gp_in0_110_merged2898_2203_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<672, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2203_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2204_res = in0_FIFO_buf569_gp_in0_110_merged2898_2204_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<704, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2204_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2205_res = in0_FIFO_buf569_gp_in0_110_merged2898_2205_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<736, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2205_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2206_res = in0_FIFO_buf569_gp_in0_110_merged2898_2206_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<768, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2206_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2207_res = in0_FIFO_buf569_gp_in0_110_merged2898_2207_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<800, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2207_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2208_res = in0_FIFO_buf569_gp_in0_110_merged2898_2208_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<832, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2208_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2209_res = in0_FIFO_buf569_gp_in0_110_merged2898_2209_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<864, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2209_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2210_res = in0_FIFO_buf569_gp_in0_110_merged2898_2210_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<896, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2210_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2211_res = in0_FIFO_buf569_gp_in0_110_merged2898_2211_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<928, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2211_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2212_res = in0_FIFO_buf569_gp_in0_110_merged2898_2212_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<960, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2212_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2213_res = in0_FIFO_buf569_gp_in0_110_merged2898_2213_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<992, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2213_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2214_res = in0_FIFO_buf569_gp_in0_110_merged2898_2214_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1024, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2214_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2215_res = in0_FIFO_buf569_gp_in0_110_merged2898_2215_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1056, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2215_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2216_res = in0_FIFO_buf569_gp_in0_110_merged2898_2216_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1088, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2216_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2217_res = in0_FIFO_buf569_gp_in0_110_merged2898_2217_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1120, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2217_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2218_res = in0_FIFO_buf569_gp_in0_110_merged2898_2218_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1152, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2218_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2219_res = in0_FIFO_buf569_gp_in0_110_merged2898_2219_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1184, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2219_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2220_res = in0_FIFO_buf569_gp_in0_110_merged2898_2220_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1216, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2220_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2221_res = in0_FIFO_buf569_gp_in0_110_merged2898_2221_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1248, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2221_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2222_res = in0_FIFO_buf569_gp_in0_110_merged2898_2222_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1280, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2222_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2223_res = in0_FIFO_buf569_gp_in0_110_merged2898_2223_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1312, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2223_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2224_res = in0_FIFO_buf569_gp_in0_110_merged2898_2224_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1344, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2224_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2225_res = in0_FIFO_buf569_gp_in0_110_merged2898_2225_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1376, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2225_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2226_res = in0_FIFO_buf569_gp_in0_110_merged2898_2226_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1408, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2226_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2227_res = in0_FIFO_buf569_gp_in0_110_merged2898_2227_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1440, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2227_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2228_res = in0_FIFO_buf569_gp_in0_110_merged2898_2228_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1472, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2228_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2229_res = in0_FIFO_buf569_gp_in0_110_merged2898_2229_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1504, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2229_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2230_res = in0_FIFO_buf569_gp_in0_110_merged2898_2230_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1536, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2230_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2231_res = in0_FIFO_buf569_gp_in0_110_merged2898_2231_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1568, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2231_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2232_res = in0_FIFO_buf569_gp_in0_110_merged2898_2232_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1600, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2232_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2233_res = in0_FIFO_buf569_gp_in0_110_merged2898_2233_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1632, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2233_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2234_res = in0_FIFO_buf569_gp_in0_110_merged2898_2234_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1664, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2234_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2235_res = in0_FIFO_buf569_gp_in0_110_merged2898_2235_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1696, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2235_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2236_res = in0_FIFO_buf569_gp_in0_110_merged2898_2236_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1728, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2236_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2237_res = in0_FIFO_buf569_gp_in0_110_merged2898_2237_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1760, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2237_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2238_res = in0_FIFO_buf569_gp_in0_110_merged2898_2238_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1792, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2238_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2239_res = in0_FIFO_buf569_gp_in0_110_merged2898_2239_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1824, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2239_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2240_res = in0_FIFO_buf569_gp_in0_110_merged2898_2240_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1856, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2240_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2241_res = in0_FIFO_buf569_gp_in0_110_merged2898_2241_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1888, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2241_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2242_res = in0_FIFO_buf569_gp_in0_110_merged2898_2242_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1920, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2242_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2243_res = in0_FIFO_buf569_gp_in0_110_merged2898_2243_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1952, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2243_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2244_res = in0_FIFO_buf569_gp_in0_110_merged2898_2244_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1984, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2244_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2245_res = in0_FIFO_buf569_gp_in0_110_merged2898_2245_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2016, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2245_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2246_res = in0_FIFO_buf569_gp_in0_110_merged2898_2246_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2048, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2246_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2247_res = in0_FIFO_buf569_gp_in0_110_merged2898_2247_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2080, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2247_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2248_res = in0_FIFO_buf569_gp_in0_110_merged2898_2248_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2112, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2248_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2249_res = in0_FIFO_buf569_gp_in0_110_merged2898_2249_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2144, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2249_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2250_res = in0_FIFO_buf569_gp_in0_110_merged2898_2250_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2176, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2250_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2251_res = in0_FIFO_buf569_gp_in0_110_merged2898_2251_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2208, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2251_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2252_res = in0_FIFO_buf569_gp_in0_110_merged2898_2252_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2240, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2252_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged2898_2253_res = in0_FIFO_buf569_gp_in0_110_merged2898_2253_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<2272, 2304>(result, in0_FIFO_buf569_gp_in0_110_merged2898_2253_res);
	return result;
}

// in0_to_gp_0401_ld570_merged2722_write
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349
inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_write_bundle_write(hw_uint<512>& in0_to_gp_0401_ld570_merged2722_write, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_res = in0_to_gp_0401_ld570_merged2722_write.extract<0, 31>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1334_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_res = in0_to_gp_0401_ld570_merged2722_write.extract<32, 63>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1335_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_res = in0_to_gp_0401_ld570_merged2722_write.extract<64, 95>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1336_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_res = in0_to_gp_0401_ld570_merged2722_write.extract<96, 127>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1337_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_res = in0_to_gp_0401_ld570_merged2722_write.extract<128, 159>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1338_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_res = in0_to_gp_0401_ld570_merged2722_write.extract<160, 191>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1339_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_res = in0_to_gp_0401_ld570_merged2722_write.extract<192, 223>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1340_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_res = in0_to_gp_0401_ld570_merged2722_write.extract<224, 255>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1341_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_res = in0_to_gp_0401_ld570_merged2722_write.extract<256, 287>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1342_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_res = in0_to_gp_0401_ld570_merged2722_write.extract<288, 319>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1343_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_res = in0_to_gp_0401_ld570_merged2722_write.extract<320, 351>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1344_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_res = in0_to_gp_0401_ld570_merged2722_write.extract<352, 383>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1345_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_res = in0_to_gp_0401_ld570_merged2722_write.extract<384, 415>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1346_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_res = in0_to_gp_0401_ld570_merged2722_write.extract<416, 447>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1347_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_res = in0_to_gp_0401_ld570_merged2722_write.extract<448, 479>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1348_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_res = in0_to_gp_0401_ld570_merged2722_write.extract<480, 511>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_1349_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
}

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_to_in0_FIFO_buf573_lp_in0_054_merged2911_1143_cache {
	// RAM Box: {[22, 2054], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_to_in0_FIFO_buf573_lp_in0_054_merged2911_1145_cache {
	// RAM Box: {[21, 2053], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_to_in0_FIFO_buf573_lp_in0_054_merged2911_1147_cache {
	// RAM Box: {[20, 2052], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_to_in0_FIFO_buf573_lp_in0_054_merged2911_1149_cache {
	// RAM Box: {[19, 2051], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_to_in0_FIFO_buf573_lp_in0_054_merged2911_1151_cache {
	// RAM Box: {[18, 2050], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_to_in0_FIFO_buf573_lp_in0_054_merged2911_1153_cache {
	// RAM Box: {[17, 2049], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_to_in0_FIFO_buf573_lp_in0_054_merged2911_1155_cache {
	// RAM Box: {[16, 2048], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_to_in0_FIFO_buf573_lp_in0_054_merged2911_1157_cache {
	// RAM Box: {[15, 2047], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_to_in0_FIFO_buf573_lp_in0_054_merged2911_1159_cache {
	// RAM Box: {[14, 2046], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_to_in0_FIFO_buf573_lp_in0_054_merged2911_1161_cache {
	// RAM Box: {[13, 2045], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_to_in0_FIFO_buf573_lp_in0_054_merged2911_1163_cache {
	// RAM Box: {[12, 2044], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_to_in0_FIFO_buf573_lp_in0_054_merged2911_1165_cache {
	// RAM Box: {[11, 2043], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_to_in0_FIFO_buf573_lp_in0_054_merged2911_1167_cache {
	// RAM Box: {[10, 2042], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_to_in0_FIFO_buf573_lp_in0_054_merged2911_1169_cache {
	// RAM Box: {[9, 2041], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_to_in0_FIFO_buf573_lp_in0_054_merged2911_1171_cache {
	// RAM Box: {[8, 2040], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_to_in0_FIFO_buf573_lp_in0_054_merged2911_1173_cache {
	// RAM Box: {[7, 2039], [7, 2054]}
	// Capacity: 129
	// # of read delays: 129
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128
	fifo<hw_uint<32> , 129> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(128 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_cache {
  // Reader addrs...
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[22 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[21 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[20 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[19 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[18 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[17 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[16 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[15 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[14 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[13 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[12 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[11 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
    // { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // # of banks: 16
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_to_in0_FIFO_buf573_lp_in0_054_merged2911_1143_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_to_in0_FIFO_buf573_lp_in0_054_merged2911_1143;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_to_in0_FIFO_buf573_lp_in0_054_merged2911_1145_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_to_in0_FIFO_buf573_lp_in0_054_merged2911_1145;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_to_in0_FIFO_buf573_lp_in0_054_merged2911_1147_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_to_in0_FIFO_buf573_lp_in0_054_merged2911_1147;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_to_in0_FIFO_buf573_lp_in0_054_merged2911_1149_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_to_in0_FIFO_buf573_lp_in0_054_merged2911_1149;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_to_in0_FIFO_buf573_lp_in0_054_merged2911_1151_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_to_in0_FIFO_buf573_lp_in0_054_merged2911_1151;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_to_in0_FIFO_buf573_lp_in0_054_merged2911_1153_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_to_in0_FIFO_buf573_lp_in0_054_merged2911_1153;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_to_in0_FIFO_buf573_lp_in0_054_merged2911_1155_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_to_in0_FIFO_buf573_lp_in0_054_merged2911_1155;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_to_in0_FIFO_buf573_lp_in0_054_merged2911_1157_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_to_in0_FIFO_buf573_lp_in0_054_merged2911_1157;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_to_in0_FIFO_buf573_lp_in0_054_merged2911_1159_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_to_in0_FIFO_buf573_lp_in0_054_merged2911_1159;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_to_in0_FIFO_buf573_lp_in0_054_merged2911_1161_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_to_in0_FIFO_buf573_lp_in0_054_merged2911_1161;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_to_in0_FIFO_buf573_lp_in0_054_merged2911_1163_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_to_in0_FIFO_buf573_lp_in0_054_merged2911_1163;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_to_in0_FIFO_buf573_lp_in0_054_merged2911_1165_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_to_in0_FIFO_buf573_lp_in0_054_merged2911_1165;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_to_in0_FIFO_buf573_lp_in0_054_merged2911_1167_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_to_in0_FIFO_buf573_lp_in0_054_merged2911_1167;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_to_in0_FIFO_buf573_lp_in0_054_merged2911_1169_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_to_in0_FIFO_buf573_lp_in0_054_merged2911_1169;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_to_in0_FIFO_buf573_lp_in0_054_merged2911_1171_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_to_in0_FIFO_buf573_lp_in0_054_merged2911_1171;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_to_in0_FIFO_buf573_lp_in0_054_merged2911_1173_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_to_in0_FIFO_buf573_lp_in0_054_merged2911_1173;
};



inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_to_in0_FIFO_buf573_lp_in0_054_merged2911_1143.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_to_in0_FIFO_buf573_lp_in0_054_merged2911_1145.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_to_in0_FIFO_buf573_lp_in0_054_merged2911_1147.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_to_in0_FIFO_buf573_lp_in0_054_merged2911_1149.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_to_in0_FIFO_buf573_lp_in0_054_merged2911_1151.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_to_in0_FIFO_buf573_lp_in0_054_merged2911_1153.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_to_in0_FIFO_buf573_lp_in0_054_merged2911_1155.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_to_in0_FIFO_buf573_lp_in0_054_merged2911_1157.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_to_in0_FIFO_buf573_lp_in0_054_merged2911_1159.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_to_in0_FIFO_buf573_lp_in0_054_merged2911_1161.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_to_in0_FIFO_buf573_lp_in0_054_merged2911_1163.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_to_in0_FIFO_buf573_lp_in0_054_merged2911_1165.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_to_in0_FIFO_buf573_lp_in0_054_merged2911_1167.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_to_in0_FIFO_buf573_lp_in0_054_merged2911_1169.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_to_in0_FIFO_buf573_lp_in0_054_merged2911_1171.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_to_in0_FIFO_buf573_lp_in0_054_merged2911_1173.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317);
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1143_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1143 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[22 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_to_in0_FIFO_buf573_lp_in0_054_merged2911_1143.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1145_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1145 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[21 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_to_in0_FIFO_buf573_lp_in0_054_merged2911_1145.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1147_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1147 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[20 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_to_in0_FIFO_buf573_lp_in0_054_merged2911_1147.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1149_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1149 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[19 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_to_in0_FIFO_buf573_lp_in0_054_merged2911_1149.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1151_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1151 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[18 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_to_in0_FIFO_buf573_lp_in0_054_merged2911_1151.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1153_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1153 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[17 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_to_in0_FIFO_buf573_lp_in0_054_merged2911_1153.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1155_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1155 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[16 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_to_in0_FIFO_buf573_lp_in0_054_merged2911_1155.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1157_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1157 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[15 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_to_in0_FIFO_buf573_lp_in0_054_merged2911_1157.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1159_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1159 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[14 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_to_in0_FIFO_buf573_lp_in0_054_merged2911_1159.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1161_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1161 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[13 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_to_in0_FIFO_buf573_lp_in0_054_merged2911_1161.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1163_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1163 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[12 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_to_in0_FIFO_buf573_lp_in0_054_merged2911_1163.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1165_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1165 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[11 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_to_in0_FIFO_buf573_lp_in0_054_merged2911_1165.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1167_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1167 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_to_in0_FIFO_buf573_lp_in0_054_merged2911_1167.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1169_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1169 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_to_in0_FIFO_buf573_lp_in0_054_merged2911_1169.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1171_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1171 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_to_in0_FIFO_buf573_lp_in0_054_merged2911_1171.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1173_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged2911_1173 read pattern: { lp_in0_054_merged2911[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 16lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 127 }
  // Read schedule : { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_to_in0_FIFO_buf573_lp_in0_054_merged2911_1173.peek(/* one reader or all rams */ (126 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-127 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (128) : (-2047 + lp_in0_053 == 0 && 126 - lp_in0_054 >= 0) ? ((127 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317;
  return 0;
}

// # of bundles = 2
// in0_to_gp_6405_ld574_merged2724_write
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317
inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_write_bundle_write(hw_uint<512>& in0_to_gp_6405_ld574_merged2724_write, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_res = in0_to_gp_6405_ld574_merged2724_write.extract<0, 31>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1302_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_res = in0_to_gp_6405_ld574_merged2724_write.extract<32, 63>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1303_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_res = in0_to_gp_6405_ld574_merged2724_write.extract<64, 95>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1304_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_res = in0_to_gp_6405_ld574_merged2724_write.extract<96, 127>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1305_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_res = in0_to_gp_6405_ld574_merged2724_write.extract<128, 159>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1306_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_res = in0_to_gp_6405_ld574_merged2724_write.extract<160, 191>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1307_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_res = in0_to_gp_6405_ld574_merged2724_write.extract<192, 223>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1308_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_res = in0_to_gp_6405_ld574_merged2724_write.extract<224, 255>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1309_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_res = in0_to_gp_6405_ld574_merged2724_write.extract<256, 287>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1310_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_res = in0_to_gp_6405_ld574_merged2724_write.extract<288, 319>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1311_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_res = in0_to_gp_6405_ld574_merged2724_write.extract<320, 351>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1312_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_res = in0_to_gp_6405_ld574_merged2724_write.extract<352, 383>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1313_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_res = in0_to_gp_6405_ld574_merged2724_write.extract<384, 415>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1314_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_res = in0_to_gp_6405_ld574_merged2724_write.extract<416, 447>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1315_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_res = in0_to_gp_6405_ld574_merged2724_write.extract<448, 479>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1316_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_res = in0_to_gp_6405_ld574_merged2724_write.extract<480, 511>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_1317_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
}

// lp_in0_054_merged2911_read
//	in0_FIFO_buf573_lp_in0_054_merged2911_1143
//	in0_FIFO_buf573_lp_in0_054_merged2911_1145
//	in0_FIFO_buf573_lp_in0_054_merged2911_1147
//	in0_FIFO_buf573_lp_in0_054_merged2911_1149
//	in0_FIFO_buf573_lp_in0_054_merged2911_1151
//	in0_FIFO_buf573_lp_in0_054_merged2911_1153
//	in0_FIFO_buf573_lp_in0_054_merged2911_1155
//	in0_FIFO_buf573_lp_in0_054_merged2911_1157
//	in0_FIFO_buf573_lp_in0_054_merged2911_1159
//	in0_FIFO_buf573_lp_in0_054_merged2911_1161
//	in0_FIFO_buf573_lp_in0_054_merged2911_1163
//	in0_FIFO_buf573_lp_in0_054_merged2911_1165
//	in0_FIFO_buf573_lp_in0_054_merged2911_1167
//	in0_FIFO_buf573_lp_in0_054_merged2911_1169
//	in0_FIFO_buf573_lp_in0_054_merged2911_1171
//	in0_FIFO_buf573_lp_in0_054_merged2911_1173
inline hw_uint<512> in0_FIFO_buf573_lp_in0_054_merged2911_read_bundle_read(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 16
    // in0_FIFO_buf573_lp_in0_054_merged2911_1143
    // in0_FIFO_buf573_lp_in0_054_merged2911_1145
    // in0_FIFO_buf573_lp_in0_054_merged2911_1147
    // in0_FIFO_buf573_lp_in0_054_merged2911_1149
    // in0_FIFO_buf573_lp_in0_054_merged2911_1151
    // in0_FIFO_buf573_lp_in0_054_merged2911_1153
    // in0_FIFO_buf573_lp_in0_054_merged2911_1155
    // in0_FIFO_buf573_lp_in0_054_merged2911_1157
    // in0_FIFO_buf573_lp_in0_054_merged2911_1159
    // in0_FIFO_buf573_lp_in0_054_merged2911_1161
    // in0_FIFO_buf573_lp_in0_054_merged2911_1163
    // in0_FIFO_buf573_lp_in0_054_merged2911_1165
    // in0_FIFO_buf573_lp_in0_054_merged2911_1167
    // in0_FIFO_buf573_lp_in0_054_merged2911_1169
    // in0_FIFO_buf573_lp_in0_054_merged2911_1171
    // in0_FIFO_buf573_lp_in0_054_merged2911_1173

	hw_uint<512> result;
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1143_res = in0_FIFO_buf573_lp_in0_054_merged2911_1143_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1143_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1145_res = in0_FIFO_buf573_lp_in0_054_merged2911_1145_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1145_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1147_res = in0_FIFO_buf573_lp_in0_054_merged2911_1147_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1147_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1149_res = in0_FIFO_buf573_lp_in0_054_merged2911_1149_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1149_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1151_res = in0_FIFO_buf573_lp_in0_054_merged2911_1151_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1151_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1153_res = in0_FIFO_buf573_lp_in0_054_merged2911_1153_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1153_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1155_res = in0_FIFO_buf573_lp_in0_054_merged2911_1155_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1155_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1157_res = in0_FIFO_buf573_lp_in0_054_merged2911_1157_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1157_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1159_res = in0_FIFO_buf573_lp_in0_054_merged2911_1159_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<256, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1159_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1161_res = in0_FIFO_buf573_lp_in0_054_merged2911_1161_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<288, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1161_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1163_res = in0_FIFO_buf573_lp_in0_054_merged2911_1163_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<320, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1163_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1165_res = in0_FIFO_buf573_lp_in0_054_merged2911_1165_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<352, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1165_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1167_res = in0_FIFO_buf573_lp_in0_054_merged2911_1167_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<384, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1167_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1169_res = in0_FIFO_buf573_lp_in0_054_merged2911_1169_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<416, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1169_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1171_res = in0_FIFO_buf573_lp_in0_054_merged2911_1171_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<448, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1171_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged2911_1173_res = in0_FIFO_buf573_lp_in0_054_merged2911_1173_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<480, 512>(result, in0_FIFO_buf573_lp_in0_054_merged2911_1173_res);
	return result;
}

struct in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld410_merged2796_1286_cache {
	// RAM Box: {[15, 2159], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld410_merged2796_1287_cache {
	// RAM Box: {[14, 2158], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld410_merged2796_1288_cache {
	// RAM Box: {[13, 2157], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld410_merged2796_1289_cache {
	// RAM Box: {[12, 2156], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld410_merged2796_1290_cache {
	// RAM Box: {[11, 2155], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld410_merged2796_1291_cache {
	// RAM Box: {[10, 2154], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld410_merged2796_1292_cache {
	// RAM Box: {[9, 2153], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld410_merged2796_1293_cache {
	// RAM Box: {[8, 2152], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld410_merged2796_1294_cache {
	// RAM Box: {[7, 2151], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld410_merged2796_1295_cache {
	// RAM Box: {[6, 2150], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld410_merged2796_1296_cache {
	// RAM Box: {[5, 2149], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld410_merged2796_1297_cache {
	// RAM Box: {[4, 2148], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld410_merged2796_1298_cache {
	// RAM Box: {[3, 2147], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld410_merged2796_1299_cache {
	// RAM Box: {[2, 2146], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld410_merged2796_1300_cache {
	// RAM Box: {[1, 2145], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld410_merged2796_1301_cache {
	// RAM Box: {[0, 2144], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld414_merged2798_1254_cache {
	// RAM Box: {[22, 2054], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld414_merged2798_1255_cache {
	// RAM Box: {[21, 2053], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld414_merged2798_1256_cache {
	// RAM Box: {[20, 2052], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld414_merged2798_1257_cache {
	// RAM Box: {[19, 2051], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld414_merged2798_1258_cache {
	// RAM Box: {[18, 2050], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld414_merged2798_1259_cache {
	// RAM Box: {[17, 2049], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld414_merged2798_1260_cache {
	// RAM Box: {[16, 2048], [7, 2054]}
	// Capacity: 136
	// # of read delays: 131
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
	fifo<hw_uint<32> , 136> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(135 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld414_merged2798_1261_cache {
	// RAM Box: {[15, 2047], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld414_merged2798_1262_cache {
	// RAM Box: {[14, 2046], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld414_merged2798_1263_cache {
	// RAM Box: {[13, 2045], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld414_merged2798_1264_cache {
	// RAM Box: {[12, 2044], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld414_merged2798_1265_cache {
	// RAM Box: {[11, 2043], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld414_merged2798_1266_cache {
	// RAM Box: {[10, 2042], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld414_merged2798_1267_cache {
	// RAM Box: {[9, 2041], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld414_merged2798_1268_cache {
	// RAM Box: {[8, 2040], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld414_merged2798_1269_cache {
	// RAM Box: {[7, 2039], [7, 2054]}
	// Capacity: 137
	// # of read delays: 131
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136
	fifo<hw_uint<32> , 137> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(136 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  // Reader addrs...
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[15 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[14 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[13 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[12 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[11 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[10 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[9 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[8 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[7 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[6 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[5 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[4 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[3 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[2 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[1 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[22 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[21 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[20 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[19 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[18 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[17 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[16 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[15 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[14 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[13 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[12 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[11 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[10 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[9 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[8 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
    // { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[7 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // # of banks: 32
  in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld410_merged2796_1286_cache in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld410_merged2796_1286;
  in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld410_merged2796_1287_cache in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld410_merged2796_1287;
  in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld410_merged2796_1288_cache in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld410_merged2796_1288;
  in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld410_merged2796_1289_cache in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld410_merged2796_1289;
  in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld410_merged2796_1290_cache in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld410_merged2796_1290;
  in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld410_merged2796_1291_cache in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld410_merged2796_1291;
  in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld410_merged2796_1292_cache in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld410_merged2796_1292;
  in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld410_merged2796_1293_cache in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld410_merged2796_1293;
  in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld410_merged2796_1294_cache in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld410_merged2796_1294;
  in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld410_merged2796_1295_cache in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld410_merged2796_1295;
  in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld410_merged2796_1296_cache in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld410_merged2796_1296;
  in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld410_merged2796_1297_cache in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld410_merged2796_1297;
  in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld410_merged2796_1298_cache in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld410_merged2796_1298;
  in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld410_merged2796_1299_cache in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld410_merged2796_1299;
  in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld410_merged2796_1300_cache in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld410_merged2796_1300;
  in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld410_merged2796_1301_cache in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld410_merged2796_1301;
  in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld414_merged2798_1254_cache in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld414_merged2798_1254;
  in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld414_merged2798_1255_cache in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld414_merged2798_1255;
  in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld414_merged2798_1256_cache in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld414_merged2798_1256;
  in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld414_merged2798_1257_cache in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld414_merged2798_1257;
  in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld414_merged2798_1258_cache in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld414_merged2798_1258;
  in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld414_merged2798_1259_cache in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld414_merged2798_1259;
  in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld414_merged2798_1260_cache in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld414_merged2798_1260;
  in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld414_merged2798_1261_cache in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld414_merged2798_1261;
  in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld414_merged2798_1262_cache in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld414_merged2798_1262;
  in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld414_merged2798_1263_cache in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld414_merged2798_1263;
  in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld414_merged2798_1264_cache in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld414_merged2798_1264;
  in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld414_merged2798_1265_cache in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld414_merged2798_1265;
  in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld414_merged2798_1266_cache in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld414_merged2798_1266;
  in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld414_merged2798_1267_cache in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld414_merged2798_1267;
  in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld414_merged2798_1268_cache in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld414_merged2798_1268;
  in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld414_merged2798_1269_cache in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld414_merged2798_1269;
};



inline void in1_pw_math_in1_oc46_merged2693_284_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_284, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld410_merged2796_1286.push(in1_pw_math_in1_oc46_merged2693_284);
  in1.in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld414_merged2798_1261.push(in1_pw_math_in1_oc46_merged2693_284);
}

inline void in1_pw_math_in1_oc46_merged2693_285_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_285, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld410_merged2796_1287.push(in1_pw_math_in1_oc46_merged2693_285);
  in1.in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld414_merged2798_1262.push(in1_pw_math_in1_oc46_merged2693_285);
}

inline void in1_pw_math_in1_oc46_merged2693_286_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_286, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld410_merged2796_1288.push(in1_pw_math_in1_oc46_merged2693_286);
  in1.in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld414_merged2798_1263.push(in1_pw_math_in1_oc46_merged2693_286);
}

inline void in1_pw_math_in1_oc46_merged2693_287_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_287, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld410_merged2796_1289.push(in1_pw_math_in1_oc46_merged2693_287);
  in1.in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld414_merged2798_1264.push(in1_pw_math_in1_oc46_merged2693_287);
}

inline void in1_pw_math_in1_oc46_merged2693_288_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_288, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld410_merged2796_1290.push(in1_pw_math_in1_oc46_merged2693_288);
  in1.in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld414_merged2798_1265.push(in1_pw_math_in1_oc46_merged2693_288);
}

inline void in1_pw_math_in1_oc46_merged2693_289_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_289, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld410_merged2796_1291.push(in1_pw_math_in1_oc46_merged2693_289);
  in1.in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld414_merged2798_1266.push(in1_pw_math_in1_oc46_merged2693_289);
}

inline void in1_pw_math_in1_oc46_merged2693_290_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_290, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld410_merged2796_1292.push(in1_pw_math_in1_oc46_merged2693_290);
  in1.in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld414_merged2798_1267.push(in1_pw_math_in1_oc46_merged2693_290);
}

inline void in1_pw_math_in1_oc46_merged2693_291_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_291, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld410_merged2796_1293.push(in1_pw_math_in1_oc46_merged2693_291);
  in1.in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld414_merged2798_1268.push(in1_pw_math_in1_oc46_merged2693_291);
}

inline void in1_pw_math_in1_oc46_merged2693_292_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_292, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld410_merged2796_1294.push(in1_pw_math_in1_oc46_merged2693_292);
  in1.in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld414_merged2798_1269.push(in1_pw_math_in1_oc46_merged2693_292);
}

inline void in1_pw_math_in1_oc46_merged2693_293_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_293, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld410_merged2796_1295.push(in1_pw_math_in1_oc46_merged2693_293);
  in1.in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld414_merged2798_1254.push(in1_pw_math_in1_oc46_merged2693_293);
}

inline void in1_pw_math_in1_oc46_merged2693_294_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_294, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld410_merged2796_1296.push(in1_pw_math_in1_oc46_merged2693_294);
  in1.in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld414_merged2798_1255.push(in1_pw_math_in1_oc46_merged2693_294);
}

inline void in1_pw_math_in1_oc46_merged2693_295_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_295, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld410_merged2796_1297.push(in1_pw_math_in1_oc46_merged2693_295);
  in1.in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld414_merged2798_1256.push(in1_pw_math_in1_oc46_merged2693_295);
}

inline void in1_pw_math_in1_oc46_merged2693_296_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_296, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld410_merged2796_1298.push(in1_pw_math_in1_oc46_merged2693_296);
  in1.in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld414_merged2798_1257.push(in1_pw_math_in1_oc46_merged2693_296);
}

inline void in1_pw_math_in1_oc46_merged2693_297_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_297, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld410_merged2796_1299.push(in1_pw_math_in1_oc46_merged2693_297);
  in1.in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld414_merged2798_1258.push(in1_pw_math_in1_oc46_merged2693_297);
}

inline void in1_pw_math_in1_oc46_merged2693_298_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_298, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld410_merged2796_1300.push(in1_pw_math_in1_oc46_merged2693_298);
  in1.in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld414_merged2798_1259.push(in1_pw_math_in1_oc46_merged2693_298);
}

inline void in1_pw_math_in1_oc46_merged2693_299_write(hw_uint<32> & in1_pw_math_in1_oc46_merged2693_299, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld410_merged2796_1301.push(in1_pw_math_in1_oc46_merged2693_299);
  in1.in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld414_merged2798_1260.push(in1_pw_math_in1_oc46_merged2693_299);
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1286_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1286 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[15 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_284 = in1.in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld410_merged2796_1286.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_284;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1287_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1287 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[14 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_285 = in1.in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld410_merged2796_1287.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_285;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1288_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1288 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[13 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_286 = in1.in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld410_merged2796_1288.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_286;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1289_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1289 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[12 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_287 = in1.in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld410_merged2796_1289.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_287;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1290_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1290 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[11 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_288 = in1.in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld410_merged2796_1290.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_288;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1291_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1291 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[10 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_289 = in1.in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld410_merged2796_1291.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_289;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1292_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1292 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[9 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_290 = in1.in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld410_merged2796_1292.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_290;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1293_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1293 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[8 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_291 = in1.in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld410_merged2796_1293.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_291;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1294_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1294 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[7 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_292 = in1.in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld410_merged2796_1294.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_292;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1295_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1295 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[6 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_293 = in1.in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld410_merged2796_1295.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_293;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1296_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1296 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[5 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_294 = in1.in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld410_merged2796_1296.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_294;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1297_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1297 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[4 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_295 = in1.in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld410_merged2796_1297.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_295;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1298_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1298 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[3 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_296 = in1.in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld410_merged2796_1298.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_296;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1299_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1299 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[2 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_297 = in1.in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld410_merged2796_1299.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_297;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1300_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1300 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[1 + 16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_298 = in1.in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld410_merged2796_1300.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_298;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged2796_1301_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged2796_1301 read pattern: { in1_ld410_merged2796[root = 0, in1_ld411, in1_ld410] -> in1[16in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 134 }
  // Read schedule : { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_299 = in1.in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld410_merged2796_1301.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged2693_299;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1254_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1254 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[22 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_293 = in1.in1_pw_math_in1_oc46_merged2693_293_to_in1_in1_ld414_merged2798_1254.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_293;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1255_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1255 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[21 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_294 = in1.in1_pw_math_in1_oc46_merged2693_294_to_in1_in1_ld414_merged2798_1255.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_294;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1256_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1256 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[20 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_295 = in1.in1_pw_math_in1_oc46_merged2693_295_to_in1_in1_ld414_merged2798_1256.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_295;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1257_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1257 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[19 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_296 = in1.in1_pw_math_in1_oc46_merged2693_296_to_in1_in1_ld414_merged2798_1257.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_296;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1258_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1258 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[18 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_297 = in1.in1_pw_math_in1_oc46_merged2693_297_to_in1_in1_ld414_merged2798_1258.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_297;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1259_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1259 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[17 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_298 = in1.in1_pw_math_in1_oc46_merged2693_298_to_in1_in1_ld414_merged2798_1259.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_298;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1260_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1260 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[16 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_299 = in1.in1_pw_math_in1_oc46_merged2693_299_to_in1_in1_ld414_merged2798_1260.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (135) : (-2047 + in1_ld415 == 0) ? ((133 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_299;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1261_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1261 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[15 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_284 = in1.in1_pw_math_in1_oc46_merged2693_284_to_in1_in1_ld414_merged2798_1261.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_284;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1262_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1262 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[14 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_285 = in1.in1_pw_math_in1_oc46_merged2693_285_to_in1_in1_ld414_merged2798_1262.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_285;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1263_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1263 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[13 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_286 = in1.in1_pw_math_in1_oc46_merged2693_286_to_in1_in1_ld414_merged2798_1263.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_286;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1264_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1264 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[12 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_287 = in1.in1_pw_math_in1_oc46_merged2693_287_to_in1_in1_ld414_merged2798_1264.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_287;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1265_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1265 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[11 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_288 = in1.in1_pw_math_in1_oc46_merged2693_288_to_in1_in1_ld414_merged2798_1265.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_288;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1266_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1266 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[10 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_289 = in1.in1_pw_math_in1_oc46_merged2693_289_to_in1_in1_ld414_merged2798_1266.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_289;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1267_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1267 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[9 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_290 = in1.in1_pw_math_in1_oc46_merged2693_290_to_in1_in1_ld414_merged2798_1267.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_290;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1268_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1268 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[8 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_291 = in1.in1_pw_math_in1_oc46_merged2693_291_to_in1_in1_ld414_merged2798_1268.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_291;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged2798_1269_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged2798_1269 read pattern: { in1_ld414_merged2798[root = 0, in1_ld415, in1_ld414] -> in1[7 + 16in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 127 }
  // Read schedule : { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_pw_math_in1_oc46_merged2693_292 = in1.in1_pw_math_in1_oc46_merged2693_292_to_in1_in1_ld414_merged2798_1269.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (136) : (-2047 + in1_ld415 == 0) ? ((134 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged2693_292;
  return 0;
}

// # of bundles = 3
// in1_ld410_merged2796_read
//	in1_in1_ld410_merged2796_1286
//	in1_in1_ld410_merged2796_1287
//	in1_in1_ld410_merged2796_1288
//	in1_in1_ld410_merged2796_1289
//	in1_in1_ld410_merged2796_1290
//	in1_in1_ld410_merged2796_1291
//	in1_in1_ld410_merged2796_1292
//	in1_in1_ld410_merged2796_1293
//	in1_in1_ld410_merged2796_1294
//	in1_in1_ld410_merged2796_1295
//	in1_in1_ld410_merged2796_1296
//	in1_in1_ld410_merged2796_1297
//	in1_in1_ld410_merged2796_1298
//	in1_in1_ld410_merged2796_1299
//	in1_in1_ld410_merged2796_1300
//	in1_in1_ld410_merged2796_1301
inline hw_uint<512> in1_in1_ld410_merged2796_read_bundle_read(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
  // # of ports in bundle: 16
    // in1_in1_ld410_merged2796_1286
    // in1_in1_ld410_merged2796_1287
    // in1_in1_ld410_merged2796_1288
    // in1_in1_ld410_merged2796_1289
    // in1_in1_ld410_merged2796_1290
    // in1_in1_ld410_merged2796_1291
    // in1_in1_ld410_merged2796_1292
    // in1_in1_ld410_merged2796_1293
    // in1_in1_ld410_merged2796_1294
    // in1_in1_ld410_merged2796_1295
    // in1_in1_ld410_merged2796_1296
    // in1_in1_ld410_merged2796_1297
    // in1_in1_ld410_merged2796_1298
    // in1_in1_ld410_merged2796_1299
    // in1_in1_ld410_merged2796_1300
    // in1_in1_ld410_merged2796_1301

	hw_uint<512> result;
	hw_uint<32>  in1_in1_ld410_merged2796_1286_res = in1_in1_ld410_merged2796_1286_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<0, 512>(result, in1_in1_ld410_merged2796_1286_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1287_res = in1_in1_ld410_merged2796_1287_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<32, 512>(result, in1_in1_ld410_merged2796_1287_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1288_res = in1_in1_ld410_merged2796_1288_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<64, 512>(result, in1_in1_ld410_merged2796_1288_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1289_res = in1_in1_ld410_merged2796_1289_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<96, 512>(result, in1_in1_ld410_merged2796_1289_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1290_res = in1_in1_ld410_merged2796_1290_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<128, 512>(result, in1_in1_ld410_merged2796_1290_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1291_res = in1_in1_ld410_merged2796_1291_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<160, 512>(result, in1_in1_ld410_merged2796_1291_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1292_res = in1_in1_ld410_merged2796_1292_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<192, 512>(result, in1_in1_ld410_merged2796_1292_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1293_res = in1_in1_ld410_merged2796_1293_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<224, 512>(result, in1_in1_ld410_merged2796_1293_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1294_res = in1_in1_ld410_merged2796_1294_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<256, 512>(result, in1_in1_ld410_merged2796_1294_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1295_res = in1_in1_ld410_merged2796_1295_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<288, 512>(result, in1_in1_ld410_merged2796_1295_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1296_res = in1_in1_ld410_merged2796_1296_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<320, 512>(result, in1_in1_ld410_merged2796_1296_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1297_res = in1_in1_ld410_merged2796_1297_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<352, 512>(result, in1_in1_ld410_merged2796_1297_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1298_res = in1_in1_ld410_merged2796_1298_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<384, 512>(result, in1_in1_ld410_merged2796_1298_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1299_res = in1_in1_ld410_merged2796_1299_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<416, 512>(result, in1_in1_ld410_merged2796_1299_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1300_res = in1_in1_ld410_merged2796_1300_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<448, 512>(result, in1_in1_ld410_merged2796_1300_res);
	hw_uint<32>  in1_in1_ld410_merged2796_1301_res = in1_in1_ld410_merged2796_1301_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<480, 512>(result, in1_in1_ld410_merged2796_1301_res);
	return result;
}

// in1_ld414_merged2798_read
//	in1_in1_ld414_merged2798_1254
//	in1_in1_ld414_merged2798_1255
//	in1_in1_ld414_merged2798_1256
//	in1_in1_ld414_merged2798_1257
//	in1_in1_ld414_merged2798_1258
//	in1_in1_ld414_merged2798_1259
//	in1_in1_ld414_merged2798_1260
//	in1_in1_ld414_merged2798_1261
//	in1_in1_ld414_merged2798_1262
//	in1_in1_ld414_merged2798_1263
//	in1_in1_ld414_merged2798_1264
//	in1_in1_ld414_merged2798_1265
//	in1_in1_ld414_merged2798_1266
//	in1_in1_ld414_merged2798_1267
//	in1_in1_ld414_merged2798_1268
//	in1_in1_ld414_merged2798_1269
inline hw_uint<512> in1_in1_ld414_merged2798_read_bundle_read(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
  // # of ports in bundle: 16
    // in1_in1_ld414_merged2798_1254
    // in1_in1_ld414_merged2798_1255
    // in1_in1_ld414_merged2798_1256
    // in1_in1_ld414_merged2798_1257
    // in1_in1_ld414_merged2798_1258
    // in1_in1_ld414_merged2798_1259
    // in1_in1_ld414_merged2798_1260
    // in1_in1_ld414_merged2798_1261
    // in1_in1_ld414_merged2798_1262
    // in1_in1_ld414_merged2798_1263
    // in1_in1_ld414_merged2798_1264
    // in1_in1_ld414_merged2798_1265
    // in1_in1_ld414_merged2798_1266
    // in1_in1_ld414_merged2798_1267
    // in1_in1_ld414_merged2798_1268
    // in1_in1_ld414_merged2798_1269

	hw_uint<512> result;
	hw_uint<32>  in1_in1_ld414_merged2798_1254_res = in1_in1_ld414_merged2798_1254_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<0, 512>(result, in1_in1_ld414_merged2798_1254_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1255_res = in1_in1_ld414_merged2798_1255_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<32, 512>(result, in1_in1_ld414_merged2798_1255_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1256_res = in1_in1_ld414_merged2798_1256_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<64, 512>(result, in1_in1_ld414_merged2798_1256_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1257_res = in1_in1_ld414_merged2798_1257_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<96, 512>(result, in1_in1_ld414_merged2798_1257_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1258_res = in1_in1_ld414_merged2798_1258_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<128, 512>(result, in1_in1_ld414_merged2798_1258_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1259_res = in1_in1_ld414_merged2798_1259_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<160, 512>(result, in1_in1_ld414_merged2798_1259_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1260_res = in1_in1_ld414_merged2798_1260_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<192, 512>(result, in1_in1_ld414_merged2798_1260_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1261_res = in1_in1_ld414_merged2798_1261_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<224, 512>(result, in1_in1_ld414_merged2798_1261_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1262_res = in1_in1_ld414_merged2798_1262_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<256, 512>(result, in1_in1_ld414_merged2798_1262_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1263_res = in1_in1_ld414_merged2798_1263_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<288, 512>(result, in1_in1_ld414_merged2798_1263_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1264_res = in1_in1_ld414_merged2798_1264_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<320, 512>(result, in1_in1_ld414_merged2798_1264_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1265_res = in1_in1_ld414_merged2798_1265_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<352, 512>(result, in1_in1_ld414_merged2798_1265_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1266_res = in1_in1_ld414_merged2798_1266_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<384, 512>(result, in1_in1_ld414_merged2798_1266_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1267_res = in1_in1_ld414_merged2798_1267_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<416, 512>(result, in1_in1_ld414_merged2798_1267_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1268_res = in1_in1_ld414_merged2798_1268_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<448, 512>(result, in1_in1_ld414_merged2798_1268_res);
	hw_uint<32>  in1_in1_ld414_merged2798_1269_res = in1_in1_ld414_merged2798_1269_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<480, 512>(result, in1_in1_ld414_merged2798_1269_res);
	return result;
}

// pw_math_in1_oc46_merged2693_write
//	in1_pw_math_in1_oc46_merged2693_284
//	in1_pw_math_in1_oc46_merged2693_285
//	in1_pw_math_in1_oc46_merged2693_286
//	in1_pw_math_in1_oc46_merged2693_287
//	in1_pw_math_in1_oc46_merged2693_288
//	in1_pw_math_in1_oc46_merged2693_289
//	in1_pw_math_in1_oc46_merged2693_290
//	in1_pw_math_in1_oc46_merged2693_291
//	in1_pw_math_in1_oc46_merged2693_292
//	in1_pw_math_in1_oc46_merged2693_293
//	in1_pw_math_in1_oc46_merged2693_294
//	in1_pw_math_in1_oc46_merged2693_295
//	in1_pw_math_in1_oc46_merged2693_296
//	in1_pw_math_in1_oc46_merged2693_297
//	in1_pw_math_in1_oc46_merged2693_298
//	in1_pw_math_in1_oc46_merged2693_299
inline void in1_pw_math_in1_oc46_merged2693_write_bundle_write(hw_uint<512>& pw_math_in1_oc46_merged2693_write, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_284_res = pw_math_in1_oc46_merged2693_write.extract<0, 31>();
	in1_pw_math_in1_oc46_merged2693_284_write(in1_pw_math_in1_oc46_merged2693_284_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_285_res = pw_math_in1_oc46_merged2693_write.extract<32, 63>();
	in1_pw_math_in1_oc46_merged2693_285_write(in1_pw_math_in1_oc46_merged2693_285_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_286_res = pw_math_in1_oc46_merged2693_write.extract<64, 95>();
	in1_pw_math_in1_oc46_merged2693_286_write(in1_pw_math_in1_oc46_merged2693_286_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_287_res = pw_math_in1_oc46_merged2693_write.extract<96, 127>();
	in1_pw_math_in1_oc46_merged2693_287_write(in1_pw_math_in1_oc46_merged2693_287_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_288_res = pw_math_in1_oc46_merged2693_write.extract<128, 159>();
	in1_pw_math_in1_oc46_merged2693_288_write(in1_pw_math_in1_oc46_merged2693_288_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_289_res = pw_math_in1_oc46_merged2693_write.extract<160, 191>();
	in1_pw_math_in1_oc46_merged2693_289_write(in1_pw_math_in1_oc46_merged2693_289_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_290_res = pw_math_in1_oc46_merged2693_write.extract<192, 223>();
	in1_pw_math_in1_oc46_merged2693_290_write(in1_pw_math_in1_oc46_merged2693_290_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_291_res = pw_math_in1_oc46_merged2693_write.extract<224, 255>();
	in1_pw_math_in1_oc46_merged2693_291_write(in1_pw_math_in1_oc46_merged2693_291_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_292_res = pw_math_in1_oc46_merged2693_write.extract<256, 287>();
	in1_pw_math_in1_oc46_merged2693_292_write(in1_pw_math_in1_oc46_merged2693_292_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_293_res = pw_math_in1_oc46_merged2693_write.extract<288, 319>();
	in1_pw_math_in1_oc46_merged2693_293_write(in1_pw_math_in1_oc46_merged2693_293_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_294_res = pw_math_in1_oc46_merged2693_write.extract<320, 351>();
	in1_pw_math_in1_oc46_merged2693_294_write(in1_pw_math_in1_oc46_merged2693_294_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_295_res = pw_math_in1_oc46_merged2693_write.extract<352, 383>();
	in1_pw_math_in1_oc46_merged2693_295_write(in1_pw_math_in1_oc46_merged2693_295_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_296_res = pw_math_in1_oc46_merged2693_write.extract<384, 415>();
	in1_pw_math_in1_oc46_merged2693_296_write(in1_pw_math_in1_oc46_merged2693_296_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_297_res = pw_math_in1_oc46_merged2693_write.extract<416, 447>();
	in1_pw_math_in1_oc46_merged2693_297_write(in1_pw_math_in1_oc46_merged2693_297_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_298_res = pw_math_in1_oc46_merged2693_write.extract<448, 479>();
	in1_pw_math_in1_oc46_merged2693_298_write(in1_pw_math_in1_oc46_merged2693_298_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged2693_299_res = pw_math_in1_oc46_merged2693_write.extract<480, 511>();
	in1_pw_math_in1_oc46_merged2693_299_write(in1_pw_math_in1_oc46_merged2693_299_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
}

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3_cache {
	// RAM Box: {[15, 2143], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6_cache {
	// RAM Box: {[14, 2142], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3_cache {
	// RAM Box: {[13, 2141], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6_cache {
	// RAM Box: {[12, 2140], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3_cache {
	// RAM Box: {[11, 2139], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6_cache {
	// RAM Box: {[10, 2138], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3_cache {
	// RAM Box: {[9, 2137], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6_cache {
	// RAM Box: {[8, 2136], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3_cache {
	// RAM Box: {[7, 2135], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6_cache {
	// RAM Box: {[6, 2134], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3_cache {
	// RAM Box: {[5, 2133], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6_cache {
	// RAM Box: {[4, 2132], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3_cache {
	// RAM Box: {[3, 2131], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6_cache {
	// RAM Box: {[2, 2130], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3_cache {
	// RAM Box: {[1, 2129], [0, 2054]}
	// Capacity: 272
	// # of read delays: 4
  // 0, 1, 136, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 134> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 134> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_136() {
		return f4;
	}

	inline hw_uint<32>  peek_270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_271() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6_cache {
	// RAM Box: {[0, 2144], [0, 2054]}
	// Capacity: 272
	// # of read delays: 6
  // 0, 1, 135, 136, 270, 271
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 133> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 133> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_135() {
		return f4;
	}

	inline hw_uint<32>  peek_136() {
		return f6;
	}

	inline hw_uint<32>  peek_269() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_270() {
		return f8;
	}

	inline hw_uint<32>  peek_271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_cache {
  // Reader addrs...
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
    // { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // # of banks: 16
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6;
};



inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221);
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1770_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1770 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1771_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1771 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1772_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1772 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_0();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1773_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1773 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1774_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1774 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1775_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1775 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_135();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1776_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1776 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1777_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1777 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[15 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1778_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1778 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_270();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1779_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1779 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1780_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1780 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1781_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1781 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1782_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1782 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1783_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1783 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1784_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1784 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1785_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1785 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1786_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1786 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[13 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1787_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1787 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[14 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1788_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1788 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1789_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1789 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1790_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1790 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1791_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1791 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1792_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1792 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1793_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1793 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1794_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1794 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1795_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1795 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[11 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1796_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1796 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[12 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1797_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1797 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1798_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1798 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1799_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1799 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1800_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1800 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1801_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1801 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1802_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1802 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1803_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1803 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1804_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1804 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[9 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1805_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1805 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[10 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1806_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1806 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1807_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1807 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1808_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1808 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1809_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1809 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1810_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1810 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1811_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1811 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1812_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1812 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1813_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1813 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1814_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1814 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1815_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1815 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1816_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1816 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1817_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1817 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1818_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1818 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1819_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1819 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1820_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1820 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1821_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1821 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1822_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1822 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1823_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1823 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1824_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1824 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1825_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1825 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1826_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1826 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1827_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1827 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1828_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1828 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1829_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1829 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1830_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1830 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1831_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1831 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1832_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1832 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1833_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1833 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1834_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1834 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1835_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1835 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1836_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1836 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1837_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1837 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1838_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1838 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_136();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1839_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1839 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1840_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1840 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_merged_banks_3.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1841_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged2890_1841 read pattern: { gp_in1_158_merged2890[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 16gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 133 }
  // Read schedule : { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
  // Write schedule: { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_merged_banks_6.peek_271();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219;
  return 0;
}

// # of bundles = 2
// gp_in1_158_merged2890_read
//	in1_FIFO_buf577_gp_in1_158_merged2890_1770
//	in1_FIFO_buf577_gp_in1_158_merged2890_1771
//	in1_FIFO_buf577_gp_in1_158_merged2890_1772
//	in1_FIFO_buf577_gp_in1_158_merged2890_1773
//	in1_FIFO_buf577_gp_in1_158_merged2890_1774
//	in1_FIFO_buf577_gp_in1_158_merged2890_1775
//	in1_FIFO_buf577_gp_in1_158_merged2890_1776
//	in1_FIFO_buf577_gp_in1_158_merged2890_1777
//	in1_FIFO_buf577_gp_in1_158_merged2890_1778
//	in1_FIFO_buf577_gp_in1_158_merged2890_1779
//	in1_FIFO_buf577_gp_in1_158_merged2890_1780
//	in1_FIFO_buf577_gp_in1_158_merged2890_1781
//	in1_FIFO_buf577_gp_in1_158_merged2890_1782
//	in1_FIFO_buf577_gp_in1_158_merged2890_1783
//	in1_FIFO_buf577_gp_in1_158_merged2890_1784
//	in1_FIFO_buf577_gp_in1_158_merged2890_1785
//	in1_FIFO_buf577_gp_in1_158_merged2890_1786
//	in1_FIFO_buf577_gp_in1_158_merged2890_1787
//	in1_FIFO_buf577_gp_in1_158_merged2890_1788
//	in1_FIFO_buf577_gp_in1_158_merged2890_1789
//	in1_FIFO_buf577_gp_in1_158_merged2890_1790
//	in1_FIFO_buf577_gp_in1_158_merged2890_1791
//	in1_FIFO_buf577_gp_in1_158_merged2890_1792
//	in1_FIFO_buf577_gp_in1_158_merged2890_1793
//	in1_FIFO_buf577_gp_in1_158_merged2890_1794
//	in1_FIFO_buf577_gp_in1_158_merged2890_1795
//	in1_FIFO_buf577_gp_in1_158_merged2890_1796
//	in1_FIFO_buf577_gp_in1_158_merged2890_1797
//	in1_FIFO_buf577_gp_in1_158_merged2890_1798
//	in1_FIFO_buf577_gp_in1_158_merged2890_1799
//	in1_FIFO_buf577_gp_in1_158_merged2890_1800
//	in1_FIFO_buf577_gp_in1_158_merged2890_1801
//	in1_FIFO_buf577_gp_in1_158_merged2890_1802
//	in1_FIFO_buf577_gp_in1_158_merged2890_1803
//	in1_FIFO_buf577_gp_in1_158_merged2890_1804
//	in1_FIFO_buf577_gp_in1_158_merged2890_1805
//	in1_FIFO_buf577_gp_in1_158_merged2890_1806
//	in1_FIFO_buf577_gp_in1_158_merged2890_1807
//	in1_FIFO_buf577_gp_in1_158_merged2890_1808
//	in1_FIFO_buf577_gp_in1_158_merged2890_1809
//	in1_FIFO_buf577_gp_in1_158_merged2890_1810
//	in1_FIFO_buf577_gp_in1_158_merged2890_1811
//	in1_FIFO_buf577_gp_in1_158_merged2890_1812
//	in1_FIFO_buf577_gp_in1_158_merged2890_1813
//	in1_FIFO_buf577_gp_in1_158_merged2890_1814
//	in1_FIFO_buf577_gp_in1_158_merged2890_1815
//	in1_FIFO_buf577_gp_in1_158_merged2890_1816
//	in1_FIFO_buf577_gp_in1_158_merged2890_1817
//	in1_FIFO_buf577_gp_in1_158_merged2890_1818
//	in1_FIFO_buf577_gp_in1_158_merged2890_1819
//	in1_FIFO_buf577_gp_in1_158_merged2890_1820
//	in1_FIFO_buf577_gp_in1_158_merged2890_1821
//	in1_FIFO_buf577_gp_in1_158_merged2890_1822
//	in1_FIFO_buf577_gp_in1_158_merged2890_1823
//	in1_FIFO_buf577_gp_in1_158_merged2890_1824
//	in1_FIFO_buf577_gp_in1_158_merged2890_1825
//	in1_FIFO_buf577_gp_in1_158_merged2890_1826
//	in1_FIFO_buf577_gp_in1_158_merged2890_1827
//	in1_FIFO_buf577_gp_in1_158_merged2890_1828
//	in1_FIFO_buf577_gp_in1_158_merged2890_1829
//	in1_FIFO_buf577_gp_in1_158_merged2890_1830
//	in1_FIFO_buf577_gp_in1_158_merged2890_1831
//	in1_FIFO_buf577_gp_in1_158_merged2890_1832
//	in1_FIFO_buf577_gp_in1_158_merged2890_1833
//	in1_FIFO_buf577_gp_in1_158_merged2890_1834
//	in1_FIFO_buf577_gp_in1_158_merged2890_1835
//	in1_FIFO_buf577_gp_in1_158_merged2890_1836
//	in1_FIFO_buf577_gp_in1_158_merged2890_1837
//	in1_FIFO_buf577_gp_in1_158_merged2890_1838
//	in1_FIFO_buf577_gp_in1_158_merged2890_1839
//	in1_FIFO_buf577_gp_in1_158_merged2890_1840
//	in1_FIFO_buf577_gp_in1_158_merged2890_1841
inline hw_uint<2304> in1_FIFO_buf577_gp_in1_158_merged2890_read_bundle_read(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  // # of ports in bundle: 72
    // in1_FIFO_buf577_gp_in1_158_merged2890_1770
    // in1_FIFO_buf577_gp_in1_158_merged2890_1771
    // in1_FIFO_buf577_gp_in1_158_merged2890_1772
    // in1_FIFO_buf577_gp_in1_158_merged2890_1773
    // in1_FIFO_buf577_gp_in1_158_merged2890_1774
    // in1_FIFO_buf577_gp_in1_158_merged2890_1775
    // in1_FIFO_buf577_gp_in1_158_merged2890_1776
    // in1_FIFO_buf577_gp_in1_158_merged2890_1777
    // in1_FIFO_buf577_gp_in1_158_merged2890_1778
    // in1_FIFO_buf577_gp_in1_158_merged2890_1779
    // in1_FIFO_buf577_gp_in1_158_merged2890_1780
    // in1_FIFO_buf577_gp_in1_158_merged2890_1781
    // in1_FIFO_buf577_gp_in1_158_merged2890_1782
    // in1_FIFO_buf577_gp_in1_158_merged2890_1783
    // in1_FIFO_buf577_gp_in1_158_merged2890_1784
    // in1_FIFO_buf577_gp_in1_158_merged2890_1785
    // in1_FIFO_buf577_gp_in1_158_merged2890_1786
    // in1_FIFO_buf577_gp_in1_158_merged2890_1787
    // in1_FIFO_buf577_gp_in1_158_merged2890_1788
    // in1_FIFO_buf577_gp_in1_158_merged2890_1789
    // in1_FIFO_buf577_gp_in1_158_merged2890_1790
    // in1_FIFO_buf577_gp_in1_158_merged2890_1791
    // in1_FIFO_buf577_gp_in1_158_merged2890_1792
    // in1_FIFO_buf577_gp_in1_158_merged2890_1793
    // in1_FIFO_buf577_gp_in1_158_merged2890_1794
    // in1_FIFO_buf577_gp_in1_158_merged2890_1795
    // in1_FIFO_buf577_gp_in1_158_merged2890_1796
    // in1_FIFO_buf577_gp_in1_158_merged2890_1797
    // in1_FIFO_buf577_gp_in1_158_merged2890_1798
    // in1_FIFO_buf577_gp_in1_158_merged2890_1799
    // in1_FIFO_buf577_gp_in1_158_merged2890_1800
    // in1_FIFO_buf577_gp_in1_158_merged2890_1801
    // in1_FIFO_buf577_gp_in1_158_merged2890_1802
    // in1_FIFO_buf577_gp_in1_158_merged2890_1803
    // in1_FIFO_buf577_gp_in1_158_merged2890_1804
    // in1_FIFO_buf577_gp_in1_158_merged2890_1805
    // in1_FIFO_buf577_gp_in1_158_merged2890_1806
    // in1_FIFO_buf577_gp_in1_158_merged2890_1807
    // in1_FIFO_buf577_gp_in1_158_merged2890_1808
    // in1_FIFO_buf577_gp_in1_158_merged2890_1809
    // in1_FIFO_buf577_gp_in1_158_merged2890_1810
    // in1_FIFO_buf577_gp_in1_158_merged2890_1811
    // in1_FIFO_buf577_gp_in1_158_merged2890_1812
    // in1_FIFO_buf577_gp_in1_158_merged2890_1813
    // in1_FIFO_buf577_gp_in1_158_merged2890_1814
    // in1_FIFO_buf577_gp_in1_158_merged2890_1815
    // in1_FIFO_buf577_gp_in1_158_merged2890_1816
    // in1_FIFO_buf577_gp_in1_158_merged2890_1817
    // in1_FIFO_buf577_gp_in1_158_merged2890_1818
    // in1_FIFO_buf577_gp_in1_158_merged2890_1819
    // in1_FIFO_buf577_gp_in1_158_merged2890_1820
    // in1_FIFO_buf577_gp_in1_158_merged2890_1821
    // in1_FIFO_buf577_gp_in1_158_merged2890_1822
    // in1_FIFO_buf577_gp_in1_158_merged2890_1823
    // in1_FIFO_buf577_gp_in1_158_merged2890_1824
    // in1_FIFO_buf577_gp_in1_158_merged2890_1825
    // in1_FIFO_buf577_gp_in1_158_merged2890_1826
    // in1_FIFO_buf577_gp_in1_158_merged2890_1827
    // in1_FIFO_buf577_gp_in1_158_merged2890_1828
    // in1_FIFO_buf577_gp_in1_158_merged2890_1829
    // in1_FIFO_buf577_gp_in1_158_merged2890_1830
    // in1_FIFO_buf577_gp_in1_158_merged2890_1831
    // in1_FIFO_buf577_gp_in1_158_merged2890_1832
    // in1_FIFO_buf577_gp_in1_158_merged2890_1833
    // in1_FIFO_buf577_gp_in1_158_merged2890_1834
    // in1_FIFO_buf577_gp_in1_158_merged2890_1835
    // in1_FIFO_buf577_gp_in1_158_merged2890_1836
    // in1_FIFO_buf577_gp_in1_158_merged2890_1837
    // in1_FIFO_buf577_gp_in1_158_merged2890_1838
    // in1_FIFO_buf577_gp_in1_158_merged2890_1839
    // in1_FIFO_buf577_gp_in1_158_merged2890_1840
    // in1_FIFO_buf577_gp_in1_158_merged2890_1841

	hw_uint<2304> result;
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1770_res = in1_FIFO_buf577_gp_in1_158_merged2890_1770_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<0, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1770_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1771_res = in1_FIFO_buf577_gp_in1_158_merged2890_1771_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<32, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1771_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1772_res = in1_FIFO_buf577_gp_in1_158_merged2890_1772_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<64, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1772_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1773_res = in1_FIFO_buf577_gp_in1_158_merged2890_1773_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<96, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1773_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1774_res = in1_FIFO_buf577_gp_in1_158_merged2890_1774_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<128, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1774_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1775_res = in1_FIFO_buf577_gp_in1_158_merged2890_1775_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<160, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1775_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1776_res = in1_FIFO_buf577_gp_in1_158_merged2890_1776_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<192, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1776_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1777_res = in1_FIFO_buf577_gp_in1_158_merged2890_1777_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<224, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1777_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1778_res = in1_FIFO_buf577_gp_in1_158_merged2890_1778_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<256, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1778_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1779_res = in1_FIFO_buf577_gp_in1_158_merged2890_1779_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<288, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1779_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1780_res = in1_FIFO_buf577_gp_in1_158_merged2890_1780_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<320, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1780_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1781_res = in1_FIFO_buf577_gp_in1_158_merged2890_1781_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<352, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1781_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1782_res = in1_FIFO_buf577_gp_in1_158_merged2890_1782_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<384, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1782_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1783_res = in1_FIFO_buf577_gp_in1_158_merged2890_1783_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<416, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1783_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1784_res = in1_FIFO_buf577_gp_in1_158_merged2890_1784_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<448, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1784_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1785_res = in1_FIFO_buf577_gp_in1_158_merged2890_1785_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<480, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1785_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1786_res = in1_FIFO_buf577_gp_in1_158_merged2890_1786_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<512, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1786_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1787_res = in1_FIFO_buf577_gp_in1_158_merged2890_1787_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<544, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1787_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1788_res = in1_FIFO_buf577_gp_in1_158_merged2890_1788_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<576, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1788_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1789_res = in1_FIFO_buf577_gp_in1_158_merged2890_1789_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<608, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1789_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1790_res = in1_FIFO_buf577_gp_in1_158_merged2890_1790_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<640, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1790_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1791_res = in1_FIFO_buf577_gp_in1_158_merged2890_1791_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<672, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1791_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1792_res = in1_FIFO_buf577_gp_in1_158_merged2890_1792_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<704, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1792_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1793_res = in1_FIFO_buf577_gp_in1_158_merged2890_1793_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<736, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1793_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1794_res = in1_FIFO_buf577_gp_in1_158_merged2890_1794_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<768, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1794_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1795_res = in1_FIFO_buf577_gp_in1_158_merged2890_1795_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<800, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1795_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1796_res = in1_FIFO_buf577_gp_in1_158_merged2890_1796_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<832, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1796_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1797_res = in1_FIFO_buf577_gp_in1_158_merged2890_1797_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<864, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1797_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1798_res = in1_FIFO_buf577_gp_in1_158_merged2890_1798_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<896, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1798_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1799_res = in1_FIFO_buf577_gp_in1_158_merged2890_1799_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<928, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1799_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1800_res = in1_FIFO_buf577_gp_in1_158_merged2890_1800_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<960, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1800_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1801_res = in1_FIFO_buf577_gp_in1_158_merged2890_1801_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<992, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1801_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1802_res = in1_FIFO_buf577_gp_in1_158_merged2890_1802_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1024, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1802_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1803_res = in1_FIFO_buf577_gp_in1_158_merged2890_1803_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1056, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1803_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1804_res = in1_FIFO_buf577_gp_in1_158_merged2890_1804_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1088, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1804_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1805_res = in1_FIFO_buf577_gp_in1_158_merged2890_1805_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1120, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1805_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1806_res = in1_FIFO_buf577_gp_in1_158_merged2890_1806_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1152, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1806_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1807_res = in1_FIFO_buf577_gp_in1_158_merged2890_1807_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1184, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1807_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1808_res = in1_FIFO_buf577_gp_in1_158_merged2890_1808_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1216, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1808_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1809_res = in1_FIFO_buf577_gp_in1_158_merged2890_1809_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1248, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1809_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1810_res = in1_FIFO_buf577_gp_in1_158_merged2890_1810_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1280, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1810_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1811_res = in1_FIFO_buf577_gp_in1_158_merged2890_1811_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1312, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1811_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1812_res = in1_FIFO_buf577_gp_in1_158_merged2890_1812_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1344, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1812_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1813_res = in1_FIFO_buf577_gp_in1_158_merged2890_1813_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1376, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1813_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1814_res = in1_FIFO_buf577_gp_in1_158_merged2890_1814_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1408, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1814_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1815_res = in1_FIFO_buf577_gp_in1_158_merged2890_1815_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1440, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1815_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1816_res = in1_FIFO_buf577_gp_in1_158_merged2890_1816_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1472, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1816_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1817_res = in1_FIFO_buf577_gp_in1_158_merged2890_1817_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1504, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1817_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1818_res = in1_FIFO_buf577_gp_in1_158_merged2890_1818_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1536, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1818_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1819_res = in1_FIFO_buf577_gp_in1_158_merged2890_1819_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1568, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1819_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1820_res = in1_FIFO_buf577_gp_in1_158_merged2890_1820_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1600, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1820_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1821_res = in1_FIFO_buf577_gp_in1_158_merged2890_1821_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1632, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1821_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1822_res = in1_FIFO_buf577_gp_in1_158_merged2890_1822_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1664, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1822_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1823_res = in1_FIFO_buf577_gp_in1_158_merged2890_1823_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1696, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1823_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1824_res = in1_FIFO_buf577_gp_in1_158_merged2890_1824_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1728, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1824_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1825_res = in1_FIFO_buf577_gp_in1_158_merged2890_1825_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1760, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1825_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1826_res = in1_FIFO_buf577_gp_in1_158_merged2890_1826_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1792, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1826_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1827_res = in1_FIFO_buf577_gp_in1_158_merged2890_1827_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1824, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1827_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1828_res = in1_FIFO_buf577_gp_in1_158_merged2890_1828_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1856, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1828_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1829_res = in1_FIFO_buf577_gp_in1_158_merged2890_1829_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1888, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1829_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1830_res = in1_FIFO_buf577_gp_in1_158_merged2890_1830_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1920, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1830_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1831_res = in1_FIFO_buf577_gp_in1_158_merged2890_1831_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1952, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1831_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1832_res = in1_FIFO_buf577_gp_in1_158_merged2890_1832_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1984, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1832_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1833_res = in1_FIFO_buf577_gp_in1_158_merged2890_1833_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2016, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1833_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1834_res = in1_FIFO_buf577_gp_in1_158_merged2890_1834_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2048, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1834_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1835_res = in1_FIFO_buf577_gp_in1_158_merged2890_1835_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2080, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1835_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1836_res = in1_FIFO_buf577_gp_in1_158_merged2890_1836_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2112, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1836_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1837_res = in1_FIFO_buf577_gp_in1_158_merged2890_1837_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2144, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1837_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1838_res = in1_FIFO_buf577_gp_in1_158_merged2890_1838_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2176, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1838_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1839_res = in1_FIFO_buf577_gp_in1_158_merged2890_1839_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2208, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1839_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1840_res = in1_FIFO_buf577_gp_in1_158_merged2890_1840_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2240, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1840_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged2890_1841_res = in1_FIFO_buf577_gp_in1_158_merged2890_1841_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<2272, 2304>(result, in1_FIFO_buf577_gp_in1_158_merged2890_1841_res);
	return result;
}

// in1_to_gp_3409_ld578_merged2848_write
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221
inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_write_bundle_write(hw_uint<512>& in1_to_gp_3409_ld578_merged2848_write, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_res = in1_to_gp_3409_ld578_merged2848_write.extract<0, 31>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1206_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_res = in1_to_gp_3409_ld578_merged2848_write.extract<32, 63>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1207_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_res = in1_to_gp_3409_ld578_merged2848_write.extract<64, 95>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1208_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_res = in1_to_gp_3409_ld578_merged2848_write.extract<96, 127>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1209_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_res = in1_to_gp_3409_ld578_merged2848_write.extract<128, 159>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1210_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_res = in1_to_gp_3409_ld578_merged2848_write.extract<160, 191>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1211_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_res = in1_to_gp_3409_ld578_merged2848_write.extract<192, 223>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1212_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_res = in1_to_gp_3409_ld578_merged2848_write.extract<224, 255>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1213_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_res = in1_to_gp_3409_ld578_merged2848_write.extract<256, 287>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1214_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_res = in1_to_gp_3409_ld578_merged2848_write.extract<288, 319>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1215_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_res = in1_to_gp_3409_ld578_merged2848_write.extract<320, 351>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1216_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_res = in1_to_gp_3409_ld578_merged2848_write.extract<352, 383>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1217_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_res = in1_to_gp_3409_ld578_merged2848_write.extract<384, 415>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1218_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_res = in1_to_gp_3409_ld578_merged2848_write.extract<416, 447>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1219_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_res = in1_to_gp_3409_ld578_merged2848_write.extract<448, 479>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1220_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_res = in1_to_gp_3409_ld578_merged2848_write.extract<480, 511>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_1221_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
}

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_to_in1_FIFO_buf581_lp_in1_0102_merged2893_947_cache {
	// RAM Box: {[22, 2054], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_to_in1_FIFO_buf581_lp_in1_0102_merged2893_949_cache {
	// RAM Box: {[21, 2053], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_to_in1_FIFO_buf581_lp_in1_0102_merged2893_951_cache {
	// RAM Box: {[20, 2052], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_to_in1_FIFO_buf581_lp_in1_0102_merged2893_953_cache {
	// RAM Box: {[19, 2051], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_to_in1_FIFO_buf581_lp_in1_0102_merged2893_955_cache {
	// RAM Box: {[18, 2050], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_to_in1_FIFO_buf581_lp_in1_0102_merged2893_957_cache {
	// RAM Box: {[17, 2049], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_to_in1_FIFO_buf581_lp_in1_0102_merged2893_959_cache {
	// RAM Box: {[16, 2048], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_to_in1_FIFO_buf581_lp_in1_0102_merged2893_961_cache {
	// RAM Box: {[15, 2047], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_to_in1_FIFO_buf581_lp_in1_0102_merged2893_963_cache {
	// RAM Box: {[14, 2046], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_to_in1_FIFO_buf581_lp_in1_0102_merged2893_965_cache {
	// RAM Box: {[13, 2045], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_to_in1_FIFO_buf581_lp_in1_0102_merged2893_967_cache {
	// RAM Box: {[12, 2044], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_to_in1_FIFO_buf581_lp_in1_0102_merged2893_969_cache {
	// RAM Box: {[11, 2043], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_to_in1_FIFO_buf581_lp_in1_0102_merged2893_971_cache {
	// RAM Box: {[10, 2042], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_to_in1_FIFO_buf581_lp_in1_0102_merged2893_973_cache {
	// RAM Box: {[9, 2041], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_to_in1_FIFO_buf581_lp_in1_0102_merged2893_975_cache {
	// RAM Box: {[8, 2040], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_to_in1_FIFO_buf581_lp_in1_0102_merged2893_977_cache {
	// RAM Box: {[7, 2039], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_cache {
  // Reader addrs...
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[22 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[21 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[20 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[19 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[18 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[17 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[16 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[15 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[14 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[13 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[12 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[11 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
    // { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // # of banks: 16
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_to_in1_FIFO_buf581_lp_in1_0102_merged2893_947_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_to_in1_FIFO_buf581_lp_in1_0102_merged2893_947;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_to_in1_FIFO_buf581_lp_in1_0102_merged2893_949_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_to_in1_FIFO_buf581_lp_in1_0102_merged2893_949;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_to_in1_FIFO_buf581_lp_in1_0102_merged2893_951_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_to_in1_FIFO_buf581_lp_in1_0102_merged2893_951;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_to_in1_FIFO_buf581_lp_in1_0102_merged2893_953_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_to_in1_FIFO_buf581_lp_in1_0102_merged2893_953;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_to_in1_FIFO_buf581_lp_in1_0102_merged2893_955_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_to_in1_FIFO_buf581_lp_in1_0102_merged2893_955;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_to_in1_FIFO_buf581_lp_in1_0102_merged2893_957_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_to_in1_FIFO_buf581_lp_in1_0102_merged2893_957;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_to_in1_FIFO_buf581_lp_in1_0102_merged2893_959_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_to_in1_FIFO_buf581_lp_in1_0102_merged2893_959;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_to_in1_FIFO_buf581_lp_in1_0102_merged2893_961_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_to_in1_FIFO_buf581_lp_in1_0102_merged2893_961;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_to_in1_FIFO_buf581_lp_in1_0102_merged2893_963_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_to_in1_FIFO_buf581_lp_in1_0102_merged2893_963;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_to_in1_FIFO_buf581_lp_in1_0102_merged2893_965_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_to_in1_FIFO_buf581_lp_in1_0102_merged2893_965;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_to_in1_FIFO_buf581_lp_in1_0102_merged2893_967_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_to_in1_FIFO_buf581_lp_in1_0102_merged2893_967;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_to_in1_FIFO_buf581_lp_in1_0102_merged2893_969_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_to_in1_FIFO_buf581_lp_in1_0102_merged2893_969;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_to_in1_FIFO_buf581_lp_in1_0102_merged2893_971_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_to_in1_FIFO_buf581_lp_in1_0102_merged2893_971;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_to_in1_FIFO_buf581_lp_in1_0102_merged2893_973_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_to_in1_FIFO_buf581_lp_in1_0102_merged2893_973;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_to_in1_FIFO_buf581_lp_in1_0102_merged2893_975_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_to_in1_FIFO_buf581_lp_in1_0102_merged2893_975;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_to_in1_FIFO_buf581_lp_in1_0102_merged2893_977_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_to_in1_FIFO_buf581_lp_in1_0102_merged2893_977;
};



inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_to_in1_FIFO_buf581_lp_in1_0102_merged2893_947.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_to_in1_FIFO_buf581_lp_in1_0102_merged2893_949.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_to_in1_FIFO_buf581_lp_in1_0102_merged2893_951.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_to_in1_FIFO_buf581_lp_in1_0102_merged2893_953.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_to_in1_FIFO_buf581_lp_in1_0102_merged2893_955.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_to_in1_FIFO_buf581_lp_in1_0102_merged2893_957.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_to_in1_FIFO_buf581_lp_in1_0102_merged2893_959.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_to_in1_FIFO_buf581_lp_in1_0102_merged2893_961.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_to_in1_FIFO_buf581_lp_in1_0102_merged2893_963.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_to_in1_FIFO_buf581_lp_in1_0102_merged2893_965.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_to_in1_FIFO_buf581_lp_in1_0102_merged2893_967.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_to_in1_FIFO_buf581_lp_in1_0102_merged2893_969.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_to_in1_FIFO_buf581_lp_in1_0102_merged2893_971.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_to_in1_FIFO_buf581_lp_in1_0102_merged2893_973.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_to_in1_FIFO_buf581_lp_in1_0102_merged2893_975.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_to_in1_FIFO_buf581_lp_in1_0102_merged2893_977.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189);
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_947_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_947 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[22 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_to_in1_FIFO_buf581_lp_in1_0102_merged2893_947.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_949_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_949 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[21 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_to_in1_FIFO_buf581_lp_in1_0102_merged2893_949.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_951_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_951 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[20 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_to_in1_FIFO_buf581_lp_in1_0102_merged2893_951.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_953_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_953 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[19 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_to_in1_FIFO_buf581_lp_in1_0102_merged2893_953.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_955_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_955 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[18 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_to_in1_FIFO_buf581_lp_in1_0102_merged2893_955.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_957_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_957 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[17 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_to_in1_FIFO_buf581_lp_in1_0102_merged2893_957.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_959_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_959 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[16 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_to_in1_FIFO_buf581_lp_in1_0102_merged2893_959.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_961_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_961 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[15 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_to_in1_FIFO_buf581_lp_in1_0102_merged2893_961.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_963_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_963 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[14 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_to_in1_FIFO_buf581_lp_in1_0102_merged2893_963.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_965_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_965 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[13 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_to_in1_FIFO_buf581_lp_in1_0102_merged2893_965.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_967_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_967 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[12 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_to_in1_FIFO_buf581_lp_in1_0102_merged2893_967.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_969_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_969 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[11 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_to_in1_FIFO_buf581_lp_in1_0102_merged2893_969.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_971_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_971 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_to_in1_FIFO_buf581_lp_in1_0102_merged2893_971.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_973_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_973 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_to_in1_FIFO_buf581_lp_in1_0102_merged2893_973.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_975_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_975 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_to_in1_FIFO_buf581_lp_in1_0102_merged2893_975.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_977_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged2893_977 read pattern: { lp_in1_0102_merged2893[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 16lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 127 }
  // Read schedule : { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_to_in1_FIFO_buf581_lp_in1_0102_merged2893_977.peek(/* one reader or all rams */ (126 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189;
  return 0;
}

// # of bundles = 2
// in1_to_gp_9413_ld582_merged2752_write
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189
inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_write_bundle_write(hw_uint<512>& in1_to_gp_9413_ld582_merged2752_write, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_res = in1_to_gp_9413_ld582_merged2752_write.extract<0, 31>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1174_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_res = in1_to_gp_9413_ld582_merged2752_write.extract<32, 63>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1175_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_res = in1_to_gp_9413_ld582_merged2752_write.extract<64, 95>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1176_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_res = in1_to_gp_9413_ld582_merged2752_write.extract<96, 127>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1177_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_res = in1_to_gp_9413_ld582_merged2752_write.extract<128, 159>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1178_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_res = in1_to_gp_9413_ld582_merged2752_write.extract<160, 191>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1179_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_res = in1_to_gp_9413_ld582_merged2752_write.extract<192, 223>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1180_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_res = in1_to_gp_9413_ld582_merged2752_write.extract<224, 255>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1181_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_res = in1_to_gp_9413_ld582_merged2752_write.extract<256, 287>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1182_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_res = in1_to_gp_9413_ld582_merged2752_write.extract<288, 319>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1183_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_res = in1_to_gp_9413_ld582_merged2752_write.extract<320, 351>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1184_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_res = in1_to_gp_9413_ld582_merged2752_write.extract<352, 383>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1185_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_res = in1_to_gp_9413_ld582_merged2752_write.extract<384, 415>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1186_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_res = in1_to_gp_9413_ld582_merged2752_write.extract<416, 447>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1187_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_res = in1_to_gp_9413_ld582_merged2752_write.extract<448, 479>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1188_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_res = in1_to_gp_9413_ld582_merged2752_write.extract<480, 511>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_1189_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
}

// lp_in1_0102_merged2893_read
//	in1_FIFO_buf581_lp_in1_0102_merged2893_947
//	in1_FIFO_buf581_lp_in1_0102_merged2893_949
//	in1_FIFO_buf581_lp_in1_0102_merged2893_951
//	in1_FIFO_buf581_lp_in1_0102_merged2893_953
//	in1_FIFO_buf581_lp_in1_0102_merged2893_955
//	in1_FIFO_buf581_lp_in1_0102_merged2893_957
//	in1_FIFO_buf581_lp_in1_0102_merged2893_959
//	in1_FIFO_buf581_lp_in1_0102_merged2893_961
//	in1_FIFO_buf581_lp_in1_0102_merged2893_963
//	in1_FIFO_buf581_lp_in1_0102_merged2893_965
//	in1_FIFO_buf581_lp_in1_0102_merged2893_967
//	in1_FIFO_buf581_lp_in1_0102_merged2893_969
//	in1_FIFO_buf581_lp_in1_0102_merged2893_971
//	in1_FIFO_buf581_lp_in1_0102_merged2893_973
//	in1_FIFO_buf581_lp_in1_0102_merged2893_975
//	in1_FIFO_buf581_lp_in1_0102_merged2893_977
inline hw_uint<512> in1_FIFO_buf581_lp_in1_0102_merged2893_read_bundle_read(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 16
    // in1_FIFO_buf581_lp_in1_0102_merged2893_947
    // in1_FIFO_buf581_lp_in1_0102_merged2893_949
    // in1_FIFO_buf581_lp_in1_0102_merged2893_951
    // in1_FIFO_buf581_lp_in1_0102_merged2893_953
    // in1_FIFO_buf581_lp_in1_0102_merged2893_955
    // in1_FIFO_buf581_lp_in1_0102_merged2893_957
    // in1_FIFO_buf581_lp_in1_0102_merged2893_959
    // in1_FIFO_buf581_lp_in1_0102_merged2893_961
    // in1_FIFO_buf581_lp_in1_0102_merged2893_963
    // in1_FIFO_buf581_lp_in1_0102_merged2893_965
    // in1_FIFO_buf581_lp_in1_0102_merged2893_967
    // in1_FIFO_buf581_lp_in1_0102_merged2893_969
    // in1_FIFO_buf581_lp_in1_0102_merged2893_971
    // in1_FIFO_buf581_lp_in1_0102_merged2893_973
    // in1_FIFO_buf581_lp_in1_0102_merged2893_975
    // in1_FIFO_buf581_lp_in1_0102_merged2893_977

	hw_uint<512> result;
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_947_res = in1_FIFO_buf581_lp_in1_0102_merged2893_947_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_947_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_949_res = in1_FIFO_buf581_lp_in1_0102_merged2893_949_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_949_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_951_res = in1_FIFO_buf581_lp_in1_0102_merged2893_951_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_951_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_953_res = in1_FIFO_buf581_lp_in1_0102_merged2893_953_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_953_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_955_res = in1_FIFO_buf581_lp_in1_0102_merged2893_955_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_955_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_957_res = in1_FIFO_buf581_lp_in1_0102_merged2893_957_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_957_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_959_res = in1_FIFO_buf581_lp_in1_0102_merged2893_959_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_959_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_961_res = in1_FIFO_buf581_lp_in1_0102_merged2893_961_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_961_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_963_res = in1_FIFO_buf581_lp_in1_0102_merged2893_963_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<256, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_963_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_965_res = in1_FIFO_buf581_lp_in1_0102_merged2893_965_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<288, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_965_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_967_res = in1_FIFO_buf581_lp_in1_0102_merged2893_967_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<320, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_967_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_969_res = in1_FIFO_buf581_lp_in1_0102_merged2893_969_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<352, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_969_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_971_res = in1_FIFO_buf581_lp_in1_0102_merged2893_971_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<384, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_971_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_973_res = in1_FIFO_buf581_lp_in1_0102_merged2893_973_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<416, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_973_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_975_res = in1_FIFO_buf581_lp_in1_0102_merged2893_975_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<448, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_975_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged2893_977_res = in1_FIFO_buf581_lp_in1_0102_merged2893_977_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<480, 512>(result, in1_FIFO_buf581_lp_in1_0102_merged2893_977_res);
	return result;
}

struct lp_in0_0_buf52_lp_in0_054_merged2911_1126_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1127_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1128_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1129_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1130_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1131_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1132_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1133_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1134_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1135_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1136_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1137_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1138_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1139_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1140_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged2911_1141_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_cache {
  // Reader addrs...
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[15 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[14 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[13 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[12 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[11 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[10 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[9 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[8 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[7 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[6 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[5 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
    // { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // # of banks: 16
  lp_in0_0_buf52_lp_in0_054_merged2911_1126_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_cache lp_in0_0_buf52_lp_in0_054_merged2911_1126_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110;
  lp_in0_0_buf52_lp_in0_054_merged2911_1127_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_cache lp_in0_0_buf52_lp_in0_054_merged2911_1127_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111;
  lp_in0_0_buf52_lp_in0_054_merged2911_1128_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_cache lp_in0_0_buf52_lp_in0_054_merged2911_1128_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112;
  lp_in0_0_buf52_lp_in0_054_merged2911_1129_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_cache lp_in0_0_buf52_lp_in0_054_merged2911_1129_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113;
  lp_in0_0_buf52_lp_in0_054_merged2911_1130_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_cache lp_in0_0_buf52_lp_in0_054_merged2911_1130_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114;
  lp_in0_0_buf52_lp_in0_054_merged2911_1131_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_cache lp_in0_0_buf52_lp_in0_054_merged2911_1131_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115;
  lp_in0_0_buf52_lp_in0_054_merged2911_1132_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_cache lp_in0_0_buf52_lp_in0_054_merged2911_1132_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116;
  lp_in0_0_buf52_lp_in0_054_merged2911_1133_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_cache lp_in0_0_buf52_lp_in0_054_merged2911_1133_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117;
  lp_in0_0_buf52_lp_in0_054_merged2911_1134_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_cache lp_in0_0_buf52_lp_in0_054_merged2911_1134_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118;
  lp_in0_0_buf52_lp_in0_054_merged2911_1135_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_cache lp_in0_0_buf52_lp_in0_054_merged2911_1135_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119;
  lp_in0_0_buf52_lp_in0_054_merged2911_1136_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_cache lp_in0_0_buf52_lp_in0_054_merged2911_1136_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120;
  lp_in0_0_buf52_lp_in0_054_merged2911_1137_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_cache lp_in0_0_buf52_lp_in0_054_merged2911_1137_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121;
  lp_in0_0_buf52_lp_in0_054_merged2911_1138_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_cache lp_in0_0_buf52_lp_in0_054_merged2911_1138_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122;
  lp_in0_0_buf52_lp_in0_054_merged2911_1139_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_cache lp_in0_0_buf52_lp_in0_054_merged2911_1139_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123;
  lp_in0_0_buf52_lp_in0_054_merged2911_1140_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_cache lp_in0_0_buf52_lp_in0_054_merged2911_1140_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124;
  lp_in0_0_buf52_lp_in0_054_merged2911_1141_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_cache lp_in0_0_buf52_lp_in0_054_merged2911_1141_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125;
};



inline void lp_in0_0_buf52_lp_in0_054_merged2911_1126_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1126, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1126_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110.push(lp_in0_0_buf52_lp_in0_054_merged2911_1126);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1127_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1127, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1127_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111.push(lp_in0_0_buf52_lp_in0_054_merged2911_1127);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1128_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1128, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1128_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112.push(lp_in0_0_buf52_lp_in0_054_merged2911_1128);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1129_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1129, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1129_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113.push(lp_in0_0_buf52_lp_in0_054_merged2911_1129);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1130_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1130, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1130_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114.push(lp_in0_0_buf52_lp_in0_054_merged2911_1130);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1131_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1131, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1131_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115.push(lp_in0_0_buf52_lp_in0_054_merged2911_1131);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1132_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1132, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1132_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116.push(lp_in0_0_buf52_lp_in0_054_merged2911_1132);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1133_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1133, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1133_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117.push(lp_in0_0_buf52_lp_in0_054_merged2911_1133);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1134_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1134, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1134_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118.push(lp_in0_0_buf52_lp_in0_054_merged2911_1134);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1135_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1135, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1135_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119.push(lp_in0_0_buf52_lp_in0_054_merged2911_1135);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1136_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1136, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1136_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120.push(lp_in0_0_buf52_lp_in0_054_merged2911_1136);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1137_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1137, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1137_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121.push(lp_in0_0_buf52_lp_in0_054_merged2911_1137);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1138_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1138, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1138_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122.push(lp_in0_0_buf52_lp_in0_054_merged2911_1138);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1139_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1139, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1139_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123.push(lp_in0_0_buf52_lp_in0_054_merged2911_1139);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1140_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1140, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1140_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124.push(lp_in0_0_buf52_lp_in0_054_merged2911_1140);
}

inline void lp_in0_0_buf52_lp_in0_054_merged2911_1141_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged2911_1141, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1141_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125.push(lp_in0_0_buf52_lp_in0_054_merged2911_1141);
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[15 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1126 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1126_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1126;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[14 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1127 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1127_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1127;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[13 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1128 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1128_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1128;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[12 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1129 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1129_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1129;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[11 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1130 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1130_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1130;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[10 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1131 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1131_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1131;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[9 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1132 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1132_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1132;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[8 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1133 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1133_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1133;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[7 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1134 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1134_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1134;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[6 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1135 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1135_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1135;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[5 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1136 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1136_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1136;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1137 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1137_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1137;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1138 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1138_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1138;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1139 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1139_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1139;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1140 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1140_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1140;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125 read pattern: { lp_in0_0_buf52_ld418_merged2800[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[16lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 127 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged2911_1141 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged2911_1141_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged2911_1141;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged2911_write
//	lp_in0_0_buf52_lp_in0_054_merged2911_1126
//	lp_in0_0_buf52_lp_in0_054_merged2911_1127
//	lp_in0_0_buf52_lp_in0_054_merged2911_1128
//	lp_in0_0_buf52_lp_in0_054_merged2911_1129
//	lp_in0_0_buf52_lp_in0_054_merged2911_1130
//	lp_in0_0_buf52_lp_in0_054_merged2911_1131
//	lp_in0_0_buf52_lp_in0_054_merged2911_1132
//	lp_in0_0_buf52_lp_in0_054_merged2911_1133
//	lp_in0_0_buf52_lp_in0_054_merged2911_1134
//	lp_in0_0_buf52_lp_in0_054_merged2911_1135
//	lp_in0_0_buf52_lp_in0_054_merged2911_1136
//	lp_in0_0_buf52_lp_in0_054_merged2911_1137
//	lp_in0_0_buf52_lp_in0_054_merged2911_1138
//	lp_in0_0_buf52_lp_in0_054_merged2911_1139
//	lp_in0_0_buf52_lp_in0_054_merged2911_1140
//	lp_in0_0_buf52_lp_in0_054_merged2911_1141
inline void lp_in0_0_buf52_lp_in0_054_merged2911_write_bundle_write(hw_uint<512>& lp_in0_054_merged2911_write, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1126_res = lp_in0_054_merged2911_write.extract<0, 31>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1126_write(lp_in0_0_buf52_lp_in0_054_merged2911_1126_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1127_res = lp_in0_054_merged2911_write.extract<32, 63>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1127_write(lp_in0_0_buf52_lp_in0_054_merged2911_1127_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1128_res = lp_in0_054_merged2911_write.extract<64, 95>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1128_write(lp_in0_0_buf52_lp_in0_054_merged2911_1128_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1129_res = lp_in0_054_merged2911_write.extract<96, 127>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1129_write(lp_in0_0_buf52_lp_in0_054_merged2911_1129_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1130_res = lp_in0_054_merged2911_write.extract<128, 159>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1130_write(lp_in0_0_buf52_lp_in0_054_merged2911_1130_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1131_res = lp_in0_054_merged2911_write.extract<160, 191>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1131_write(lp_in0_0_buf52_lp_in0_054_merged2911_1131_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1132_res = lp_in0_054_merged2911_write.extract<192, 223>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1132_write(lp_in0_0_buf52_lp_in0_054_merged2911_1132_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1133_res = lp_in0_054_merged2911_write.extract<224, 255>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1133_write(lp_in0_0_buf52_lp_in0_054_merged2911_1133_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1134_res = lp_in0_054_merged2911_write.extract<256, 287>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1134_write(lp_in0_0_buf52_lp_in0_054_merged2911_1134_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1135_res = lp_in0_054_merged2911_write.extract<288, 319>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1135_write(lp_in0_0_buf52_lp_in0_054_merged2911_1135_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1136_res = lp_in0_054_merged2911_write.extract<320, 351>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1136_write(lp_in0_0_buf52_lp_in0_054_merged2911_1136_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1137_res = lp_in0_054_merged2911_write.extract<352, 383>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1137_write(lp_in0_0_buf52_lp_in0_054_merged2911_1137_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1138_res = lp_in0_054_merged2911_write.extract<384, 415>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1138_write(lp_in0_0_buf52_lp_in0_054_merged2911_1138_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1139_res = lp_in0_054_merged2911_write.extract<416, 447>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1139_write(lp_in0_0_buf52_lp_in0_054_merged2911_1139_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1140_res = lp_in0_054_merged2911_write.extract<448, 479>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1140_write(lp_in0_0_buf52_lp_in0_054_merged2911_1140_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged2911_1141_res = lp_in0_054_merged2911_write.extract<480, 511>();
	lp_in0_0_buf52_lp_in0_054_merged2911_1141_write(lp_in0_0_buf52_lp_in0_054_merged2911_1141_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
}

// lp_in0_0_buf52_ld418_merged2800_read
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125
inline hw_uint<512> lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_read_bundle_read(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
  // # of ports in bundle: 16
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125

	hw_uint<512> result;
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<0, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1110_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<32, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1111_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<64, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1112_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<96, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1113_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<128, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1114_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<160, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1115_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<192, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1116_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<224, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1117_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<256, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1118_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<288, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1119_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<320, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1120_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<352, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1121_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<384, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1122_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<416, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1123_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<448, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1124_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<480, 512>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_1125_res);
	return result;
}

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[15 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[14 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[13 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[12 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[11 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[10 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[9 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[8 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[7 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[6 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[5 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // # of banks: 16
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282;
};



inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077);
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[15 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[14 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[13 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[12 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[11 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[10 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[9 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[8 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[7 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[6 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[5 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077;
  return 0;
}

// # of bundles = 2
// lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077
inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write_bundle_write(hw_uint<512>& lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<0, 31>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1062_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<32, 63>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1063_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<64, 95>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1064_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<96, 127>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1065_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<128, 159>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1066_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<160, 191>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1067_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<192, 223>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1068_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<224, 255>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1069_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<256, 287>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1070_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<288, 319>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1071_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<320, 351>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1072_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<352, 383>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1073_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<384, 415>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1074_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<416, 447>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1075_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<448, 479>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1076_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_res = lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write.extract<480, 511>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_1077_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282
inline hw_uint<512> lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read_bundle_read(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 16
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282

	hw_uint<512> result;
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_252_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_254_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_256_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_258_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_260_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_262_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_264_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_266_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<256, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_268_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<288, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_270_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<320, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_272_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<352, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_274_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<384, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_276_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<416, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_278_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<448, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_280_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<480, 512>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_282_res);
	return result;
}

struct lp_in0_1_buf44_lp_in0_146_merged2690_1038_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1039_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1040_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1041_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1042_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1043_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1044_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged2690_1045_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_cache {
  // Reader addrs...
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[7 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[6 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[5 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[4 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[3 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
    // { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // # of banks: 8
  lp_in0_1_buf44_lp_in0_146_merged2690_1038_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_cache lp_in0_1_buf44_lp_in0_146_merged2690_1038_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030;
  lp_in0_1_buf44_lp_in0_146_merged2690_1039_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_cache lp_in0_1_buf44_lp_in0_146_merged2690_1039_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031;
  lp_in0_1_buf44_lp_in0_146_merged2690_1040_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_cache lp_in0_1_buf44_lp_in0_146_merged2690_1040_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032;
  lp_in0_1_buf44_lp_in0_146_merged2690_1041_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_cache lp_in0_1_buf44_lp_in0_146_merged2690_1041_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033;
  lp_in0_1_buf44_lp_in0_146_merged2690_1042_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_cache lp_in0_1_buf44_lp_in0_146_merged2690_1042_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034;
  lp_in0_1_buf44_lp_in0_146_merged2690_1043_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_cache lp_in0_1_buf44_lp_in0_146_merged2690_1043_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035;
  lp_in0_1_buf44_lp_in0_146_merged2690_1044_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_cache lp_in0_1_buf44_lp_in0_146_merged2690_1044_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036;
  lp_in0_1_buf44_lp_in0_146_merged2690_1045_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_cache lp_in0_1_buf44_lp_in0_146_merged2690_1045_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037;
};



inline void lp_in0_1_buf44_lp_in0_146_merged2690_1038_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1038, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1038_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030.push(lp_in0_1_buf44_lp_in0_146_merged2690_1038);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1039_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1039, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1039_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031.push(lp_in0_1_buf44_lp_in0_146_merged2690_1039);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1040_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1040, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1040_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032.push(lp_in0_1_buf44_lp_in0_146_merged2690_1040);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1041_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1041, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1041_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033.push(lp_in0_1_buf44_lp_in0_146_merged2690_1041);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1042_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1042, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1042_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034.push(lp_in0_1_buf44_lp_in0_146_merged2690_1042);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1043_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1043, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1043_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035.push(lp_in0_1_buf44_lp_in0_146_merged2690_1043);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1044_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1044, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1044_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036.push(lp_in0_1_buf44_lp_in0_146_merged2690_1044);
}

inline void lp_in0_1_buf44_lp_in0_146_merged2690_1045_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged2690_1045, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1045_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037.push(lp_in0_1_buf44_lp_in0_146_merged2690_1045);
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[7 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1038 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1038_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1038;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[6 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1039 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1039_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1039;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[5 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1040 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1040_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1040;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[4 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1041 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1041_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1041;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[3 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1042 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1042_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1042;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1043 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1043_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1043;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1044 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1044_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1044;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037 read pattern: { lp_in0_1_buf44_ld422_merged2919[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[8lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 127 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged2690_1045 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged2690_1045_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged2690_1045;
  return 0;
}

// # of bundles = 2
// lp_in0_146_merged2690_write
//	lp_in0_1_buf44_lp_in0_146_merged2690_1038
//	lp_in0_1_buf44_lp_in0_146_merged2690_1039
//	lp_in0_1_buf44_lp_in0_146_merged2690_1040
//	lp_in0_1_buf44_lp_in0_146_merged2690_1041
//	lp_in0_1_buf44_lp_in0_146_merged2690_1042
//	lp_in0_1_buf44_lp_in0_146_merged2690_1043
//	lp_in0_1_buf44_lp_in0_146_merged2690_1044
//	lp_in0_1_buf44_lp_in0_146_merged2690_1045
inline void lp_in0_1_buf44_lp_in0_146_merged2690_write_bundle_write(hw_uint<256>& lp_in0_146_merged2690_write, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1038_res = lp_in0_146_merged2690_write.extract<0, 31>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1038_write(lp_in0_1_buf44_lp_in0_146_merged2690_1038_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1039_res = lp_in0_146_merged2690_write.extract<32, 63>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1039_write(lp_in0_1_buf44_lp_in0_146_merged2690_1039_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1040_res = lp_in0_146_merged2690_write.extract<64, 95>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1040_write(lp_in0_1_buf44_lp_in0_146_merged2690_1040_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1041_res = lp_in0_146_merged2690_write.extract<96, 127>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1041_write(lp_in0_1_buf44_lp_in0_146_merged2690_1041_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1042_res = lp_in0_146_merged2690_write.extract<128, 159>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1042_write(lp_in0_1_buf44_lp_in0_146_merged2690_1042_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1043_res = lp_in0_146_merged2690_write.extract<160, 191>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1043_write(lp_in0_1_buf44_lp_in0_146_merged2690_1043_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1044_res = lp_in0_146_merged2690_write.extract<192, 223>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1044_write(lp_in0_1_buf44_lp_in0_146_merged2690_1044_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged2690_1045_res = lp_in0_146_merged2690_write.extract<224, 255>();
	lp_in0_1_buf44_lp_in0_146_merged2690_1045_write(lp_in0_1_buf44_lp_in0_146_merged2690_1045_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
}

// lp_in0_1_buf44_ld422_merged2919_read
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037
inline hw_uint<256> lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_read_bundle_read(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037

	hw_uint<256> result;
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<0, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1030_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<32, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1031_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<64, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1032_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<96, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1033_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<128, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1034_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<160, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1035_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<192, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1036_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<224, 256>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_1037_res);
	return result;
}

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[7 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[6 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[5 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[4 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[3 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // # of banks: 8
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234;
};



inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013);
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[7 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[6 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[5 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[4 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[3 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013;
  return 0;
}

// # of bundles = 2
// lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013
inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write_bundle_write(hw_uint<256>& lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<0, 31>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1006_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<32, 63>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1007_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<64, 95>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1008_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<96, 127>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1009_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<128, 159>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1010_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<160, 191>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1011_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<192, 223>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1012_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_res = lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write.extract<224, 255>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_1013_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234
inline hw_uint<256> lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read_bundle_read(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234

	hw_uint<256> result;
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_220_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_222_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_224_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_226_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<128, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_228_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<160, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_230_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<192, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_232_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<224, 256>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_234_res);
	return result;
}

struct lp_in0_2_buf36_lp_in0_238_merged2699_994_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_lp_in0_238_merged2699_995_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_lp_in0_238_merged2699_996_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_lp_in0_238_merged2699_997_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_cache {
  // Reader addrs...
    // { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[3 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
    // { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[2 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
    // { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[1 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
    // { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
  // # of banks: 4
  lp_in0_2_buf36_lp_in0_238_merged2699_994_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_cache lp_in0_2_buf36_lp_in0_238_merged2699_994_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990;
  lp_in0_2_buf36_lp_in0_238_merged2699_995_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_cache lp_in0_2_buf36_lp_in0_238_merged2699_995_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991;
  lp_in0_2_buf36_lp_in0_238_merged2699_996_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_cache lp_in0_2_buf36_lp_in0_238_merged2699_996_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992;
  lp_in0_2_buf36_lp_in0_238_merged2699_997_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_cache lp_in0_2_buf36_lp_in0_238_merged2699_997_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993;
};



inline void lp_in0_2_buf36_lp_in0_238_merged2699_994_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged2699_994, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_994_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990.push(lp_in0_2_buf36_lp_in0_238_merged2699_994);
}

inline void lp_in0_2_buf36_lp_in0_238_merged2699_995_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged2699_995, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_995_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991.push(lp_in0_2_buf36_lp_in0_238_merged2699_995);
}

inline void lp_in0_2_buf36_lp_in0_238_merged2699_996_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged2699_996, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_996_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992.push(lp_in0_2_buf36_lp_in0_238_merged2699_996);
}

inline void lp_in0_2_buf36_lp_in0_238_merged2699_997_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged2699_997, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_997_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993.push(lp_in0_2_buf36_lp_in0_238_merged2699_997);
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990 read pattern: { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[3 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged2699_994 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_994_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged2699_994;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991 read pattern: { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[2 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged2699_995 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_995_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged2699_995;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992 read pattern: { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[1 + 4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged2699_996 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_996_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged2699_996;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993 read pattern: { lp_in0_2_buf36_ld426_merged2824[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[4lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 127 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged2699_997 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged2699_997_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged2699_997;
  return 0;
}

// # of bundles = 2
// lp_in0_238_merged2699_write
//	lp_in0_2_buf36_lp_in0_238_merged2699_994
//	lp_in0_2_buf36_lp_in0_238_merged2699_995
//	lp_in0_2_buf36_lp_in0_238_merged2699_996
//	lp_in0_2_buf36_lp_in0_238_merged2699_997
inline void lp_in0_2_buf36_lp_in0_238_merged2699_write_bundle_write(hw_uint<128>& lp_in0_238_merged2699_write, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged2699_994_res = lp_in0_238_merged2699_write.extract<0, 31>();
	lp_in0_2_buf36_lp_in0_238_merged2699_994_write(lp_in0_2_buf36_lp_in0_238_merged2699_994_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged2699_995_res = lp_in0_238_merged2699_write.extract<32, 63>();
	lp_in0_2_buf36_lp_in0_238_merged2699_995_write(lp_in0_2_buf36_lp_in0_238_merged2699_995_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged2699_996_res = lp_in0_238_merged2699_write.extract<64, 95>();
	lp_in0_2_buf36_lp_in0_238_merged2699_996_write(lp_in0_2_buf36_lp_in0_238_merged2699_996_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged2699_997_res = lp_in0_238_merged2699_write.extract<96, 127>();
	lp_in0_2_buf36_lp_in0_238_merged2699_997_write(lp_in0_2_buf36_lp_in0_238_merged2699_997_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
}

// lp_in0_2_buf36_ld426_merged2824_read
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993
inline hw_uint<128> lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_read_bundle_read(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993

	hw_uint<128> result;
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<0, 128>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_990_res);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<32, 128>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_991_res);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<64, 128>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_992_res);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<96, 128>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_993_res);
	return result;
}

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[3 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[2 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[1 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // # of banks: 4
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204;
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206;
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208;
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210;
};



inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978);
}

inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979);
}

inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980);
}

inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981);
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[3 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[2 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[1 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981;
  return 0;
}

// # of bundles = 2
// lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981
inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write_bundle_write(hw_uint<128>& lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_res = lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write.extract<0, 31>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_978_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_res = lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write.extract<32, 63>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_979_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_res = lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write.extract<64, 95>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_980_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_res = lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write.extract<96, 127>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_981_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210
inline hw_uint<128> lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read_bundle_read(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210

	hw_uint<128> result;
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 128>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_204_res);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 128>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_206_res);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<64, 128>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_208_res);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<96, 128>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_210_res);
	return result;
}

struct lp_in1_0_buf100_lp_in1_0102_merged2893_930_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_931_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_932_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_933_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_934_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_935_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_936_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_937_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_938_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_939_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_940_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_941_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_942_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_943_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_944_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged2893_945_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_cache {
  // Reader addrs...
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[15 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[14 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[13 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[12 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[11 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[10 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[9 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[8 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[7 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[6 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[5 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
    // { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // # of banks: 16
  lp_in1_0_buf100_lp_in1_0102_merged2893_930_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_cache lp_in1_0_buf100_lp_in1_0102_merged2893_930_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914;
  lp_in1_0_buf100_lp_in1_0102_merged2893_931_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_cache lp_in1_0_buf100_lp_in1_0102_merged2893_931_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915;
  lp_in1_0_buf100_lp_in1_0102_merged2893_932_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_cache lp_in1_0_buf100_lp_in1_0102_merged2893_932_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916;
  lp_in1_0_buf100_lp_in1_0102_merged2893_933_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_cache lp_in1_0_buf100_lp_in1_0102_merged2893_933_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917;
  lp_in1_0_buf100_lp_in1_0102_merged2893_934_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_cache lp_in1_0_buf100_lp_in1_0102_merged2893_934_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918;
  lp_in1_0_buf100_lp_in1_0102_merged2893_935_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_cache lp_in1_0_buf100_lp_in1_0102_merged2893_935_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919;
  lp_in1_0_buf100_lp_in1_0102_merged2893_936_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_cache lp_in1_0_buf100_lp_in1_0102_merged2893_936_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920;
  lp_in1_0_buf100_lp_in1_0102_merged2893_937_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_cache lp_in1_0_buf100_lp_in1_0102_merged2893_937_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921;
  lp_in1_0_buf100_lp_in1_0102_merged2893_938_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_cache lp_in1_0_buf100_lp_in1_0102_merged2893_938_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922;
  lp_in1_0_buf100_lp_in1_0102_merged2893_939_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_cache lp_in1_0_buf100_lp_in1_0102_merged2893_939_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923;
  lp_in1_0_buf100_lp_in1_0102_merged2893_940_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_cache lp_in1_0_buf100_lp_in1_0102_merged2893_940_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924;
  lp_in1_0_buf100_lp_in1_0102_merged2893_941_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_cache lp_in1_0_buf100_lp_in1_0102_merged2893_941_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925;
  lp_in1_0_buf100_lp_in1_0102_merged2893_942_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_cache lp_in1_0_buf100_lp_in1_0102_merged2893_942_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926;
  lp_in1_0_buf100_lp_in1_0102_merged2893_943_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_cache lp_in1_0_buf100_lp_in1_0102_merged2893_943_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927;
  lp_in1_0_buf100_lp_in1_0102_merged2893_944_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_cache lp_in1_0_buf100_lp_in1_0102_merged2893_944_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928;
  lp_in1_0_buf100_lp_in1_0102_merged2893_945_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_cache lp_in1_0_buf100_lp_in1_0102_merged2893_945_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929;
};



inline void lp_in1_0_buf100_lp_in1_0102_merged2893_930_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_930, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_930_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914.push(lp_in1_0_buf100_lp_in1_0102_merged2893_930);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_931_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_931, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_931_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915.push(lp_in1_0_buf100_lp_in1_0102_merged2893_931);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_932_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_932, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_932_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916.push(lp_in1_0_buf100_lp_in1_0102_merged2893_932);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_933_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_933, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_933_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917.push(lp_in1_0_buf100_lp_in1_0102_merged2893_933);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_934_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_934, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_934_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918.push(lp_in1_0_buf100_lp_in1_0102_merged2893_934);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_935_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_935, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_935_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919.push(lp_in1_0_buf100_lp_in1_0102_merged2893_935);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_936_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_936, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_936_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920.push(lp_in1_0_buf100_lp_in1_0102_merged2893_936);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_937_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_937, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_937_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921.push(lp_in1_0_buf100_lp_in1_0102_merged2893_937);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_938_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_938, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_938_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922.push(lp_in1_0_buf100_lp_in1_0102_merged2893_938);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_939_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_939, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_939_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923.push(lp_in1_0_buf100_lp_in1_0102_merged2893_939);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_940_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_940, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_940_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924.push(lp_in1_0_buf100_lp_in1_0102_merged2893_940);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_941_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_941, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_941_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925.push(lp_in1_0_buf100_lp_in1_0102_merged2893_941);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_942_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_942, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_942_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926.push(lp_in1_0_buf100_lp_in1_0102_merged2893_942);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_943_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_943, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_943_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927.push(lp_in1_0_buf100_lp_in1_0102_merged2893_943);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_944_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_944, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_944_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928.push(lp_in1_0_buf100_lp_in1_0102_merged2893_944);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged2893_945_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged2893_945, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_945_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929.push(lp_in1_0_buf100_lp_in1_0102_merged2893_945);
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[15 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_930 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_930_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_930;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[14 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_931 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_931_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_931;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[13 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_932 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_932_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_932;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[12 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_933 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_933_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_933;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[11 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_934 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_934_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_934;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[10 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_935 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_935_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_935;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[9 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_936 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_936_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_936;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[8 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_937 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_937_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_937;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[7 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_938 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_938_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_938;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[6 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_939 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_939_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_939;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[5 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_940 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_940_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_940;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_941 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_941_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_941;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_942 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_942_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_942;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_943 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_943_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_943;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_944 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_944_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_944;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929 read pattern: { lp_in1_0_buf100_ld430_merged2802[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[16lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 127 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged2893_945 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged2893_945_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged2893_945;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged2893_write
//	lp_in1_0_buf100_lp_in1_0102_merged2893_930
//	lp_in1_0_buf100_lp_in1_0102_merged2893_931
//	lp_in1_0_buf100_lp_in1_0102_merged2893_932
//	lp_in1_0_buf100_lp_in1_0102_merged2893_933
//	lp_in1_0_buf100_lp_in1_0102_merged2893_934
//	lp_in1_0_buf100_lp_in1_0102_merged2893_935
//	lp_in1_0_buf100_lp_in1_0102_merged2893_936
//	lp_in1_0_buf100_lp_in1_0102_merged2893_937
//	lp_in1_0_buf100_lp_in1_0102_merged2893_938
//	lp_in1_0_buf100_lp_in1_0102_merged2893_939
//	lp_in1_0_buf100_lp_in1_0102_merged2893_940
//	lp_in1_0_buf100_lp_in1_0102_merged2893_941
//	lp_in1_0_buf100_lp_in1_0102_merged2893_942
//	lp_in1_0_buf100_lp_in1_0102_merged2893_943
//	lp_in1_0_buf100_lp_in1_0102_merged2893_944
//	lp_in1_0_buf100_lp_in1_0102_merged2893_945
inline void lp_in1_0_buf100_lp_in1_0102_merged2893_write_bundle_write(hw_uint<512>& lp_in1_0102_merged2893_write, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_930_res = lp_in1_0102_merged2893_write.extract<0, 31>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_930_write(lp_in1_0_buf100_lp_in1_0102_merged2893_930_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_931_res = lp_in1_0102_merged2893_write.extract<32, 63>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_931_write(lp_in1_0_buf100_lp_in1_0102_merged2893_931_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_932_res = lp_in1_0102_merged2893_write.extract<64, 95>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_932_write(lp_in1_0_buf100_lp_in1_0102_merged2893_932_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_933_res = lp_in1_0102_merged2893_write.extract<96, 127>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_933_write(lp_in1_0_buf100_lp_in1_0102_merged2893_933_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_934_res = lp_in1_0102_merged2893_write.extract<128, 159>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_934_write(lp_in1_0_buf100_lp_in1_0102_merged2893_934_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_935_res = lp_in1_0102_merged2893_write.extract<160, 191>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_935_write(lp_in1_0_buf100_lp_in1_0102_merged2893_935_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_936_res = lp_in1_0102_merged2893_write.extract<192, 223>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_936_write(lp_in1_0_buf100_lp_in1_0102_merged2893_936_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_937_res = lp_in1_0102_merged2893_write.extract<224, 255>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_937_write(lp_in1_0_buf100_lp_in1_0102_merged2893_937_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_938_res = lp_in1_0102_merged2893_write.extract<256, 287>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_938_write(lp_in1_0_buf100_lp_in1_0102_merged2893_938_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_939_res = lp_in1_0102_merged2893_write.extract<288, 319>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_939_write(lp_in1_0_buf100_lp_in1_0102_merged2893_939_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_940_res = lp_in1_0102_merged2893_write.extract<320, 351>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_940_write(lp_in1_0_buf100_lp_in1_0102_merged2893_940_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_941_res = lp_in1_0102_merged2893_write.extract<352, 383>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_941_write(lp_in1_0_buf100_lp_in1_0102_merged2893_941_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_942_res = lp_in1_0102_merged2893_write.extract<384, 415>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_942_write(lp_in1_0_buf100_lp_in1_0102_merged2893_942_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_943_res = lp_in1_0102_merged2893_write.extract<416, 447>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_943_write(lp_in1_0_buf100_lp_in1_0102_merged2893_943_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_944_res = lp_in1_0102_merged2893_write.extract<448, 479>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_944_write(lp_in1_0_buf100_lp_in1_0102_merged2893_944_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged2893_945_res = lp_in1_0102_merged2893_write.extract<480, 511>();
	lp_in1_0_buf100_lp_in1_0102_merged2893_945_write(lp_in1_0_buf100_lp_in1_0102_merged2893_945_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
}

// lp_in1_0_buf100_ld430_merged2802_read
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929
inline hw_uint<512> lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_read_bundle_read(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
  // # of ports in bundle: 16
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929

	hw_uint<512> result;
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<0, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_914_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<32, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_915_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<64, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_916_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<96, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_917_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<128, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_918_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<160, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_919_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<192, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_920_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<224, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_921_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<256, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_922_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<288, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_923_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<320, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_924_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<352, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_925_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<384, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_926_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<416, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_927_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<448, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_928_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<480, 512>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_929_res);
	return result;
}

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[15 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[14 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[13 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[12 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[11 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[10 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[9 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[8 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[7 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[6 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[5 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // # of banks: 16
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283;
};



inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881);
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[15 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[14 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[13 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[12 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[11 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[10 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[9 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[8 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[7 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[6 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[5 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[16pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 127 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881;
  return 0;
}

// # of bundles = 2
// lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881
inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write_bundle_write(hw_uint<512>& lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<0, 31>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_866_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<32, 63>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_867_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<64, 95>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_868_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<96, 127>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_869_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<128, 159>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_870_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<160, 191>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_871_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<192, 223>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_872_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<224, 255>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_873_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<256, 287>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_874_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<288, 319>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_875_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<320, 351>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_876_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<352, 383>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_877_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<384, 415>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_878_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<416, 447>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_879_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<448, 479>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_880_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_res = lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write.extract<480, 511>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_881_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283
inline hw_uint<512> lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read_bundle_read(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 16
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283

	hw_uint<512> result;
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_253_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_255_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_257_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_259_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_261_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_263_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_265_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_267_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<256, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_269_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<288, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_271_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<320, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_273_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<352, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_275_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<384, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_277_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<416, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_279_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<448, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_281_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<480, 512>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_283_res);
	return result;
}

struct lp_in1_1_buf92_lp_in1_194_merged2696_842_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_843_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_844_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_845_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_846_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_847_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_848_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged2696_849_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_cache {
  // Reader addrs...
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[7 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[6 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[5 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[4 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[3 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
    // { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // # of banks: 8
  lp_in1_1_buf92_lp_in1_194_merged2696_842_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_cache lp_in1_1_buf92_lp_in1_194_merged2696_842_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834;
  lp_in1_1_buf92_lp_in1_194_merged2696_843_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_cache lp_in1_1_buf92_lp_in1_194_merged2696_843_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835;
  lp_in1_1_buf92_lp_in1_194_merged2696_844_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_cache lp_in1_1_buf92_lp_in1_194_merged2696_844_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836;
  lp_in1_1_buf92_lp_in1_194_merged2696_845_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_cache lp_in1_1_buf92_lp_in1_194_merged2696_845_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837;
  lp_in1_1_buf92_lp_in1_194_merged2696_846_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_cache lp_in1_1_buf92_lp_in1_194_merged2696_846_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838;
  lp_in1_1_buf92_lp_in1_194_merged2696_847_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_cache lp_in1_1_buf92_lp_in1_194_merged2696_847_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839;
  lp_in1_1_buf92_lp_in1_194_merged2696_848_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_cache lp_in1_1_buf92_lp_in1_194_merged2696_848_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840;
  lp_in1_1_buf92_lp_in1_194_merged2696_849_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_cache lp_in1_1_buf92_lp_in1_194_merged2696_849_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841;
};



inline void lp_in1_1_buf92_lp_in1_194_merged2696_842_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_842, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_842_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834.push(lp_in1_1_buf92_lp_in1_194_merged2696_842);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_843_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_843, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_843_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835.push(lp_in1_1_buf92_lp_in1_194_merged2696_843);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_844_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_844, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_844_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836.push(lp_in1_1_buf92_lp_in1_194_merged2696_844);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_845_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_845, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_845_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837.push(lp_in1_1_buf92_lp_in1_194_merged2696_845);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_846_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_846, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_846_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838.push(lp_in1_1_buf92_lp_in1_194_merged2696_846);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_847_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_847, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_847_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839.push(lp_in1_1_buf92_lp_in1_194_merged2696_847);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_848_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_848, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_848_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840.push(lp_in1_1_buf92_lp_in1_194_merged2696_848);
}

inline void lp_in1_1_buf92_lp_in1_194_merged2696_849_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged2696_849, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_849_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841.push(lp_in1_1_buf92_lp_in1_194_merged2696_849);
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[7 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_842 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_842_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_842;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[6 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_843 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_843_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_843;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[5 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_844 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_844_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_844;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[4 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_845 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_845_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_845;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[3 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_846 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_846_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_846;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_847 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_847_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_847;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_848 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_848_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_848;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841 read pattern: { lp_in1_1_buf92_ld434_merged2928[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[8lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 127 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged2696_849 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged2696_849_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged2696_849;
  return 0;
}

// # of bundles = 2
// lp_in1_194_merged2696_write
//	lp_in1_1_buf92_lp_in1_194_merged2696_842
//	lp_in1_1_buf92_lp_in1_194_merged2696_843
//	lp_in1_1_buf92_lp_in1_194_merged2696_844
//	lp_in1_1_buf92_lp_in1_194_merged2696_845
//	lp_in1_1_buf92_lp_in1_194_merged2696_846
//	lp_in1_1_buf92_lp_in1_194_merged2696_847
//	lp_in1_1_buf92_lp_in1_194_merged2696_848
//	lp_in1_1_buf92_lp_in1_194_merged2696_849
inline void lp_in1_1_buf92_lp_in1_194_merged2696_write_bundle_write(hw_uint<256>& lp_in1_194_merged2696_write, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_842_res = lp_in1_194_merged2696_write.extract<0, 31>();
	lp_in1_1_buf92_lp_in1_194_merged2696_842_write(lp_in1_1_buf92_lp_in1_194_merged2696_842_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_843_res = lp_in1_194_merged2696_write.extract<32, 63>();
	lp_in1_1_buf92_lp_in1_194_merged2696_843_write(lp_in1_1_buf92_lp_in1_194_merged2696_843_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_844_res = lp_in1_194_merged2696_write.extract<64, 95>();
	lp_in1_1_buf92_lp_in1_194_merged2696_844_write(lp_in1_1_buf92_lp_in1_194_merged2696_844_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_845_res = lp_in1_194_merged2696_write.extract<96, 127>();
	lp_in1_1_buf92_lp_in1_194_merged2696_845_write(lp_in1_1_buf92_lp_in1_194_merged2696_845_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_846_res = lp_in1_194_merged2696_write.extract<128, 159>();
	lp_in1_1_buf92_lp_in1_194_merged2696_846_write(lp_in1_1_buf92_lp_in1_194_merged2696_846_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_847_res = lp_in1_194_merged2696_write.extract<160, 191>();
	lp_in1_1_buf92_lp_in1_194_merged2696_847_write(lp_in1_1_buf92_lp_in1_194_merged2696_847_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_848_res = lp_in1_194_merged2696_write.extract<192, 223>();
	lp_in1_1_buf92_lp_in1_194_merged2696_848_write(lp_in1_1_buf92_lp_in1_194_merged2696_848_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged2696_849_res = lp_in1_194_merged2696_write.extract<224, 255>();
	lp_in1_1_buf92_lp_in1_194_merged2696_849_write(lp_in1_1_buf92_lp_in1_194_merged2696_849_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
}

// lp_in1_1_buf92_ld434_merged2928_read
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841
inline hw_uint<256> lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_read_bundle_read(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841

	hw_uint<256> result;
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<0, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_834_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<32, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_835_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<64, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_836_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<96, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_837_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<128, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_838_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<160, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_839_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<192, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_840_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<224, 256>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_841_res);
	return result;
}

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[7 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[6 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[5 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[4 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[3 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // # of banks: 8
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235;
};



inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817);
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[7 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[6 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[5 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[4 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[3 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[8pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 127 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817;
  return 0;
}

// # of bundles = 2
// lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817
inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write_bundle_write(hw_uint<256>& lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<0, 31>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_810_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<32, 63>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_811_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<64, 95>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_812_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<96, 127>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_813_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<128, 159>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_814_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<160, 191>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_815_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<192, 223>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_816_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_res = lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write.extract<224, 255>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_817_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235
inline hw_uint<256> lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read_bundle_read(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235

	hw_uint<256> result;
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_221_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_223_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_225_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_227_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<128, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_229_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<160, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_231_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<192, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_233_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<224, 256>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_235_res);
	return result;
}

struct lp_in1_2_buf84_lp_in1_286_merged2702_798_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_lp_in1_286_merged2702_799_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_lp_in1_286_merged2702_800_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_lp_in1_286_merged2702_801_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_cache {
  // Reader addrs...
    // { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[3 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
    // { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[2 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
    // { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[1 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
    // { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
  // # of banks: 4
  lp_in1_2_buf84_lp_in1_286_merged2702_798_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_cache lp_in1_2_buf84_lp_in1_286_merged2702_798_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794;
  lp_in1_2_buf84_lp_in1_286_merged2702_799_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_cache lp_in1_2_buf84_lp_in1_286_merged2702_799_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795;
  lp_in1_2_buf84_lp_in1_286_merged2702_800_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_cache lp_in1_2_buf84_lp_in1_286_merged2702_800_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796;
  lp_in1_2_buf84_lp_in1_286_merged2702_801_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_cache lp_in1_2_buf84_lp_in1_286_merged2702_801_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797;
};



inline void lp_in1_2_buf84_lp_in1_286_merged2702_798_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged2702_798, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_798_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794.push(lp_in1_2_buf84_lp_in1_286_merged2702_798);
}

inline void lp_in1_2_buf84_lp_in1_286_merged2702_799_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged2702_799, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_799_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795.push(lp_in1_2_buf84_lp_in1_286_merged2702_799);
}

inline void lp_in1_2_buf84_lp_in1_286_merged2702_800_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged2702_800, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_800_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796.push(lp_in1_2_buf84_lp_in1_286_merged2702_800);
}

inline void lp_in1_2_buf84_lp_in1_286_merged2702_801_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged2702_801, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_801_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797.push(lp_in1_2_buf84_lp_in1_286_merged2702_801);
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794 read pattern: { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[3 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged2702_798 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_798_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged2702_798;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795 read pattern: { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[2 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged2702_799 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_799_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged2702_799;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796 read pattern: { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[1 + 4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged2702_800 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_800_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged2702_800;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797 read pattern: { lp_in1_2_buf84_ld438_merged2744[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[4lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 127 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged2702_801 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged2702_801_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged2702_801;
  return 0;
}

// # of bundles = 2
// lp_in1_286_merged2702_write
//	lp_in1_2_buf84_lp_in1_286_merged2702_798
//	lp_in1_2_buf84_lp_in1_286_merged2702_799
//	lp_in1_2_buf84_lp_in1_286_merged2702_800
//	lp_in1_2_buf84_lp_in1_286_merged2702_801
inline void lp_in1_2_buf84_lp_in1_286_merged2702_write_bundle_write(hw_uint<128>& lp_in1_286_merged2702_write, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged2702_798_res = lp_in1_286_merged2702_write.extract<0, 31>();
	lp_in1_2_buf84_lp_in1_286_merged2702_798_write(lp_in1_2_buf84_lp_in1_286_merged2702_798_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged2702_799_res = lp_in1_286_merged2702_write.extract<32, 63>();
	lp_in1_2_buf84_lp_in1_286_merged2702_799_write(lp_in1_2_buf84_lp_in1_286_merged2702_799_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged2702_800_res = lp_in1_286_merged2702_write.extract<64, 95>();
	lp_in1_2_buf84_lp_in1_286_merged2702_800_write(lp_in1_2_buf84_lp_in1_286_merged2702_800_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged2702_801_res = lp_in1_286_merged2702_write.extract<96, 127>();
	lp_in1_2_buf84_lp_in1_286_merged2702_801_write(lp_in1_2_buf84_lp_in1_286_merged2702_801_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
}

// lp_in1_2_buf84_ld438_merged2744_read
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797
inline hw_uint<128> lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_read_bundle_read(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797

	hw_uint<128> result;
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<0, 128>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_794_res);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<32, 128>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_795_res);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<64, 128>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_796_res);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<96, 128>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_797_res);
	return result;
}

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[3 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[2 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[1 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // # of banks: 4
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205;
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207;
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209;
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211;
};



inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782);
}

inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783);
}

inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784);
}

inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785);
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[3 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[2 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[1 + 4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[4pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 127 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785;
  return 0;
}

// # of bundles = 2
// lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785
inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write_bundle_write(hw_uint<128>& lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_res = lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write.extract<0, 31>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_782_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_res = lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write.extract<32, 63>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_783_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_res = lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write.extract<64, 95>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_784_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_res = lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write.extract<96, 127>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_785_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211
inline hw_uint<128> lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read_bundle_read(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211

	hw_uint<128> result;
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 128>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_205_res);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 128>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_207_res);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<64, 128>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_209_res);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<96, 128>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_211_res);
	return result;
}

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_to_merged_0_merged_0_ld442_merged2804_766_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_to_merged_0_merged_0_ld442_merged2804_767_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_to_merged_0_merged_0_ld442_merged2804_768_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_to_merged_0_merged_0_ld442_merged2804_769_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_to_merged_0_merged_0_ld442_merged2804_770_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_to_merged_0_merged_0_ld442_merged2804_771_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_to_merged_0_merged_0_ld442_merged2804_772_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_to_merged_0_merged_0_ld442_merged2804_773_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_to_merged_0_merged_0_ld442_merged2804_774_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_to_merged_0_merged_0_ld442_merged2804_775_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_to_merged_0_merged_0_ld442_merged2804_776_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_to_merged_0_merged_0_ld442_merged2804_777_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_to_merged_0_merged_0_ld442_merged2804_778_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_to_merged_0_merged_0_ld442_merged2804_779_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_to_merged_0_merged_0_ld442_merged2804_780_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_to_merged_0_merged_0_ld442_merged2804_781_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_cache {
  // Reader addrs...
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[15 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[14 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[13 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[12 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[11 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[10 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[9 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[8 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[7 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[6 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[5 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
    // { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // # of banks: 16
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_to_merged_0_merged_0_ld442_merged2804_766_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_to_merged_0_merged_0_ld442_merged2804_766;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_to_merged_0_merged_0_ld442_merged2804_767_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_to_merged_0_merged_0_ld442_merged2804_767;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_to_merged_0_merged_0_ld442_merged2804_768_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_to_merged_0_merged_0_ld442_merged2804_768;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_to_merged_0_merged_0_ld442_merged2804_769_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_to_merged_0_merged_0_ld442_merged2804_769;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_to_merged_0_merged_0_ld442_merged2804_770_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_to_merged_0_merged_0_ld442_merged2804_770;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_to_merged_0_merged_0_ld442_merged2804_771_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_to_merged_0_merged_0_ld442_merged2804_771;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_to_merged_0_merged_0_ld442_merged2804_772_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_to_merged_0_merged_0_ld442_merged2804_772;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_to_merged_0_merged_0_ld442_merged2804_773_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_to_merged_0_merged_0_ld442_merged2804_773;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_to_merged_0_merged_0_ld442_merged2804_774_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_to_merged_0_merged_0_ld442_merged2804_774;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_to_merged_0_merged_0_ld442_merged2804_775_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_to_merged_0_merged_0_ld442_merged2804_775;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_to_merged_0_merged_0_ld442_merged2804_776_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_to_merged_0_merged_0_ld442_merged2804_776;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_to_merged_0_merged_0_ld442_merged2804_777_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_to_merged_0_merged_0_ld442_merged2804_777;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_to_merged_0_merged_0_ld442_merged2804_778_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_to_merged_0_merged_0_ld442_merged2804_778;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_to_merged_0_merged_0_ld442_merged2804_779_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_to_merged_0_merged_0_ld442_merged2804_779;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_to_merged_0_merged_0_ld442_merged2804_780_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_to_merged_0_merged_0_ld442_merged2804_780;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_to_merged_0_merged_0_ld442_merged2804_781_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_to_merged_0_merged_0_ld442_merged2804_781;
};



inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_to_merged_0_merged_0_ld442_merged2804_766.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_to_merged_0_merged_0_ld442_merged2804_767.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_to_merged_0_merged_0_ld442_merged2804_768.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_to_merged_0_merged_0_ld442_merged2804_769.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_to_merged_0_merged_0_ld442_merged2804_770.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_to_merged_0_merged_0_ld442_merged2804_771.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_to_merged_0_merged_0_ld442_merged2804_772.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_to_merged_0_merged_0_ld442_merged2804_773.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_to_merged_0_merged_0_ld442_merged2804_774.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_to_merged_0_merged_0_ld442_merged2804_775.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_to_merged_0_merged_0_ld442_merged2804_776.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_to_merged_0_merged_0_ld442_merged2804_777.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_to_merged_0_merged_0_ld442_merged2804_778.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_to_merged_0_merged_0_ld442_merged2804_779.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_to_merged_0_merged_0_ld442_merged2804_780.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_to_merged_0_merged_0_ld442_merged2804_781.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251);
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_766_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_766 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[15 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_to_merged_0_merged_0_ld442_merged2804_766.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_767_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_767 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[14 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_to_merged_0_merged_0_ld442_merged2804_767.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_768_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_768 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[13 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_to_merged_0_merged_0_ld442_merged2804_768.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_769_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_769 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[12 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_to_merged_0_merged_0_ld442_merged2804_769.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_770_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_770 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[11 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_to_merged_0_merged_0_ld442_merged2804_770.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_771_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_771 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[10 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_to_merged_0_merged_0_ld442_merged2804_771.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_772_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_772 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[9 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_to_merged_0_merged_0_ld442_merged2804_772.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_773_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_773 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[8 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_to_merged_0_merged_0_ld442_merged2804_773.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_774_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_774 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[7 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_to_merged_0_merged_0_ld442_merged2804_774.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_775_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_775 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[6 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_to_merged_0_merged_0_ld442_merged2804_775.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_776_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_776 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[5 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_to_merged_0_merged_0_ld442_merged2804_776.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_777_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_777 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_to_merged_0_merged_0_ld442_merged2804_777.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_778_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_778 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_to_merged_0_merged_0_ld442_merged2804_778.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_779_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_779 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_to_merged_0_merged_0_ld442_merged2804_779.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_780_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_780 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_to_merged_0_merged_0_ld442_merged2804_780.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged2804_781_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged2804_781 read pattern: { merged_0_ld442_merged2804[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[16merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 127 }
  // Read schedule : { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_to_merged_0_merged_0_ld442_merged2804_781.peek(/* one reader or all rams */ (126 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251;
  return 0;
}

// # of bundles = 2
// merged_0_ld442_merged2804_read
//	merged_0_merged_0_ld442_merged2804_766
//	merged_0_merged_0_ld442_merged2804_767
//	merged_0_merged_0_ld442_merged2804_768
//	merged_0_merged_0_ld442_merged2804_769
//	merged_0_merged_0_ld442_merged2804_770
//	merged_0_merged_0_ld442_merged2804_771
//	merged_0_merged_0_ld442_merged2804_772
//	merged_0_merged_0_ld442_merged2804_773
//	merged_0_merged_0_ld442_merged2804_774
//	merged_0_merged_0_ld442_merged2804_775
//	merged_0_merged_0_ld442_merged2804_776
//	merged_0_merged_0_ld442_merged2804_777
//	merged_0_merged_0_ld442_merged2804_778
//	merged_0_merged_0_ld442_merged2804_779
//	merged_0_merged_0_ld442_merged2804_780
//	merged_0_merged_0_ld442_merged2804_781
inline hw_uint<512> merged_0_merged_0_ld442_merged2804_read_bundle_read(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_0_merged_0_ld442_merged2804_766
    // merged_0_merged_0_ld442_merged2804_767
    // merged_0_merged_0_ld442_merged2804_768
    // merged_0_merged_0_ld442_merged2804_769
    // merged_0_merged_0_ld442_merged2804_770
    // merged_0_merged_0_ld442_merged2804_771
    // merged_0_merged_0_ld442_merged2804_772
    // merged_0_merged_0_ld442_merged2804_773
    // merged_0_merged_0_ld442_merged2804_774
    // merged_0_merged_0_ld442_merged2804_775
    // merged_0_merged_0_ld442_merged2804_776
    // merged_0_merged_0_ld442_merged2804_777
    // merged_0_merged_0_ld442_merged2804_778
    // merged_0_merged_0_ld442_merged2804_779
    // merged_0_merged_0_ld442_merged2804_780
    // merged_0_merged_0_ld442_merged2804_781

	hw_uint<512> result;
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_766_res = merged_0_merged_0_ld442_merged2804_766_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<0, 512>(result, merged_0_merged_0_ld442_merged2804_766_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_767_res = merged_0_merged_0_ld442_merged2804_767_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<32, 512>(result, merged_0_merged_0_ld442_merged2804_767_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_768_res = merged_0_merged_0_ld442_merged2804_768_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<64, 512>(result, merged_0_merged_0_ld442_merged2804_768_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_769_res = merged_0_merged_0_ld442_merged2804_769_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<96, 512>(result, merged_0_merged_0_ld442_merged2804_769_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_770_res = merged_0_merged_0_ld442_merged2804_770_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<128, 512>(result, merged_0_merged_0_ld442_merged2804_770_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_771_res = merged_0_merged_0_ld442_merged2804_771_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<160, 512>(result, merged_0_merged_0_ld442_merged2804_771_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_772_res = merged_0_merged_0_ld442_merged2804_772_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<192, 512>(result, merged_0_merged_0_ld442_merged2804_772_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_773_res = merged_0_merged_0_ld442_merged2804_773_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<224, 512>(result, merged_0_merged_0_ld442_merged2804_773_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_774_res = merged_0_merged_0_ld442_merged2804_774_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<256, 512>(result, merged_0_merged_0_ld442_merged2804_774_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_775_res = merged_0_merged_0_ld442_merged2804_775_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<288, 512>(result, merged_0_merged_0_ld442_merged2804_775_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_776_res = merged_0_merged_0_ld442_merged2804_776_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<320, 512>(result, merged_0_merged_0_ld442_merged2804_776_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_777_res = merged_0_merged_0_ld442_merged2804_777_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<352, 512>(result, merged_0_merged_0_ld442_merged2804_777_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_778_res = merged_0_merged_0_ld442_merged2804_778_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<384, 512>(result, merged_0_merged_0_ld442_merged2804_778_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_779_res = merged_0_merged_0_ld442_merged2804_779_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<416, 512>(result, merged_0_merged_0_ld442_merged2804_779_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_780_res = merged_0_merged_0_ld442_merged2804_780_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<448, 512>(result, merged_0_merged_0_ld442_merged2804_780_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged2804_781_res = merged_0_merged_0_ld442_merged2804_781_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<480, 512>(result, merged_0_merged_0_ld442_merged2804_781_res);
	return result;
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251
inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write_bundle_write(hw_uint<512>& pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<0, 31>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_236_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<32, 63>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_237_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<64, 95>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_238_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<96, 127>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_239_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<128, 159>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_240_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<160, 191>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_241_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<192, 223>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_242_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<224, 255>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_243_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<256, 287>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_244_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<288, 319>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_245_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<320, 351>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_246_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<352, 383>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_247_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<384, 415>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_248_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<416, 447>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_249_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<448, 479>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_250_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write.extract<480, 511>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_251_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
}

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 769
	// # of read delays: 769
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768
	fifo<hw_uint<32> , 769> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(768 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[15 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[14 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[13 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[12 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[11 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[10 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[9 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[8 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[7 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[6 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[5 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // # of banks: 16
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748;
};



inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621);
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[15 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[14 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[13 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[12 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[11 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[10 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[9 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[8 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[7 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[6 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[5 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748.peek(/* one reader or all rams */ (-127 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (640) : (126 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-127 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((262016 - 128 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((127 - merged_0_reconstruct_lp138140)) : (-127 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (768) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? ((767 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 126 - merged_0_reconstruct_lp138140 >= 0) ? (((262143 - 128 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged2879_read
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748
inline hw_uint<512> merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_read_bundle_read(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748

	hw_uint<512> result;
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_718_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_720_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_722_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_724_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_726_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_728_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_730_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_732_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<256, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_734_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<288, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_736_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<320, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_738_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<352, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_740_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<384, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_742_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<416, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_744_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<448, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_746_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<480, 512>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_748_res);
	return result;
}

// merged_0_to_gp_12441_ld610_merged2856_write
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621
inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_write_bundle_write(hw_uint<512>& merged_0_to_gp_12441_ld610_merged2856_write, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<0, 31>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_606_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<32, 63>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_607_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<64, 95>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_608_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<96, 127>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_609_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<128, 159>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_610_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<160, 191>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_611_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<192, 223>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_612_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<224, 255>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_613_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<256, 287>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_614_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<288, 319>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_615_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<320, 351>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_616_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<352, 383>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_617_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<384, 415>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_618_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<416, 447>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_619_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<448, 479>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_620_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_res = merged_0_to_gp_12441_ld610_merged2856_write.extract<480, 511>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_621_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
}

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[15 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[14 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[13 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[12 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[11 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[10 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[9 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[8 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[7 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[6 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[5 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // # of banks: 16
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701;
};



inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[15 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[14 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[13 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[12 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[11 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[10 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[9 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[8 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[7 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[6 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[5 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged2712[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[16merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged2879_write
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717
inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_write_bundle_write(hw_uint<512>& merged_0_reconstruct_lp138140_merged2879_write, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_res = merged_0_reconstruct_lp138140_merged2879_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_702_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_res = merged_0_reconstruct_lp138140_merged2879_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_703_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_res = merged_0_reconstruct_lp138140_merged2879_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_704_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_res = merged_0_reconstruct_lp138140_merged2879_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_705_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_res = merged_0_reconstruct_lp138140_merged2879_write.extract<128, 159>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_706_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_res = merged_0_reconstruct_lp138140_merged2879_write.extract<160, 191>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_707_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_res = merged_0_reconstruct_lp138140_merged2879_write.extract<192, 223>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_708_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_res = merged_0_reconstruct_lp138140_merged2879_write.extract<224, 255>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_709_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_res = merged_0_reconstruct_lp138140_merged2879_write.extract<256, 287>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_710_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_res = merged_0_reconstruct_lp138140_merged2879_write.extract<288, 319>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_711_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_res = merged_0_reconstruct_lp138140_merged2879_write.extract<320, 351>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_712_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_res = merged_0_reconstruct_lp138140_merged2879_write.extract<352, 383>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_713_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_res = merged_0_reconstruct_lp138140_merged2879_write.extract<384, 415>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_714_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_res = merged_0_reconstruct_lp138140_merged2879_write.extract<416, 447>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_715_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_res = merged_0_reconstruct_lp138140_merged2879_write.extract<448, 479>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_716_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_res = merged_0_reconstruct_lp138140_merged2879_write.extract<480, 511>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_717_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
}

// merged_0_reconstruct_lp138_buf141_ld446_merged2712_read
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701
inline hw_uint<512> merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_read_bundle_read(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701

	hw_uint<512> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<0, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_686_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<32, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_687_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<64, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_688_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<96, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_689_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<128, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_690_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<160, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_691_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<192, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_692_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<224, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_693_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<256, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_694_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<288, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_695_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<320, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_696_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<352, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_697_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<384, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_698_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<416, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_699_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<448, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_700_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<480, 512>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_701_res);
	return result;
}

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache {
  // Reader addrs...
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[15 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[14 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[13 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[12 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[11 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[10 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[9 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[8 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[7 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[6 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[5 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // # of banks: 16
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199;
};



inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[15 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[14 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[13 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[12 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[11 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[10 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[9 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[8 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[7 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[6 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[5 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653
inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write_bundle_write(hw_uint<512>& merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_638_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_639_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_640_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_641_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<128, 159>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_642_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<160, 191>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_643_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<192, 223>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_644_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<224, 255>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_645_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<256, 287>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_646_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<288, 319>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_647_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<320, 351>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_648_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<352, 383>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_649_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<384, 415>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_650_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<416, 447>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_651_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<448, 479>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_652_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write.extract<480, 511>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_653_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
}

// pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_read
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199
inline hw_uint<512> merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199

	hw_uint<512> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<0, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_184_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<32, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_185_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<64, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_186_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<96, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_187_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<128, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_188_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<160, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_189_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<192, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_190_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<224, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_191_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<256, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_192_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<288, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_193_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<320, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_194_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<352, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_195_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<384, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_196_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<416, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_197_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<448, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_198_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<480, 512>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_199_res);
	return result;
}

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_to_merged_1_merged_1_ld450_merged2746_598_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_to_merged_1_merged_1_ld450_merged2746_599_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_to_merged_1_merged_1_ld450_merged2746_600_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_to_merged_1_merged_1_ld450_merged2746_601_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_to_merged_1_merged_1_ld450_merged2746_602_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_to_merged_1_merged_1_ld450_merged2746_603_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_to_merged_1_merged_1_ld450_merged2746_604_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_to_merged_1_merged_1_ld450_merged2746_605_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_cache {
  // Reader addrs...
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[7 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[6 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[5 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[4 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[3 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
    // { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // # of banks: 8
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_to_merged_1_merged_1_ld450_merged2746_598_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_to_merged_1_merged_1_ld450_merged2746_598;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_to_merged_1_merged_1_ld450_merged2746_599_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_to_merged_1_merged_1_ld450_merged2746_599;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_to_merged_1_merged_1_ld450_merged2746_600_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_to_merged_1_merged_1_ld450_merged2746_600;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_to_merged_1_merged_1_ld450_merged2746_601_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_to_merged_1_merged_1_ld450_merged2746_601;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_to_merged_1_merged_1_ld450_merged2746_602_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_to_merged_1_merged_1_ld450_merged2746_602;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_to_merged_1_merged_1_ld450_merged2746_603_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_to_merged_1_merged_1_ld450_merged2746_603;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_to_merged_1_merged_1_ld450_merged2746_604_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_to_merged_1_merged_1_ld450_merged2746_604;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_to_merged_1_merged_1_ld450_merged2746_605_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_to_merged_1_merged_1_ld450_merged2746_605;
};



inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_to_merged_1_merged_1_ld450_merged2746_598.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_to_merged_1_merged_1_ld450_merged2746_599.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_to_merged_1_merged_1_ld450_merged2746_600.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_to_merged_1_merged_1_ld450_merged2746_601.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_to_merged_1_merged_1_ld450_merged2746_602.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_to_merged_1_merged_1_ld450_merged2746_603.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_to_merged_1_merged_1_ld450_merged2746_604.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_to_merged_1_merged_1_ld450_merged2746_605.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219);
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_598_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_598 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[7 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_to_merged_1_merged_1_ld450_merged2746_598.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_599_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_599 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[6 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_to_merged_1_merged_1_ld450_merged2746_599.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_600_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_600 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[5 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_to_merged_1_merged_1_ld450_merged2746_600.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_601_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_601 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[4 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_to_merged_1_merged_1_ld450_merged2746_601.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_602_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_602 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[3 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_to_merged_1_merged_1_ld450_merged2746_602.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_603_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_603 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_to_merged_1_merged_1_ld450_merged2746_603.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_604_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_604 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_to_merged_1_merged_1_ld450_merged2746_604.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged2746_605_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged2746_605 read pattern: { merged_1_ld450_merged2746[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[8merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 127 }
  // Read schedule : { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_to_merged_1_merged_1_ld450_merged2746_605.peek(/* one reader or all rams */ 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219;
  return 0;
}

// # of bundles = 2
// merged_1_ld450_merged2746_read
//	merged_1_merged_1_ld450_merged2746_598
//	merged_1_merged_1_ld450_merged2746_599
//	merged_1_merged_1_ld450_merged2746_600
//	merged_1_merged_1_ld450_merged2746_601
//	merged_1_merged_1_ld450_merged2746_602
//	merged_1_merged_1_ld450_merged2746_603
//	merged_1_merged_1_ld450_merged2746_604
//	merged_1_merged_1_ld450_merged2746_605
inline hw_uint<256> merged_1_merged_1_ld450_merged2746_read_bundle_read(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_merged_1_ld450_merged2746_598
    // merged_1_merged_1_ld450_merged2746_599
    // merged_1_merged_1_ld450_merged2746_600
    // merged_1_merged_1_ld450_merged2746_601
    // merged_1_merged_1_ld450_merged2746_602
    // merged_1_merged_1_ld450_merged2746_603
    // merged_1_merged_1_ld450_merged2746_604
    // merged_1_merged_1_ld450_merged2746_605

	hw_uint<256> result;
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_598_res = merged_1_merged_1_ld450_merged2746_598_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<0, 256>(result, merged_1_merged_1_ld450_merged2746_598_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_599_res = merged_1_merged_1_ld450_merged2746_599_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<32, 256>(result, merged_1_merged_1_ld450_merged2746_599_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_600_res = merged_1_merged_1_ld450_merged2746_600_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<64, 256>(result, merged_1_merged_1_ld450_merged2746_600_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_601_res = merged_1_merged_1_ld450_merged2746_601_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<96, 256>(result, merged_1_merged_1_ld450_merged2746_601_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_602_res = merged_1_merged_1_ld450_merged2746_602_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<128, 256>(result, merged_1_merged_1_ld450_merged2746_602_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_603_res = merged_1_merged_1_ld450_merged2746_603_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<160, 256>(result, merged_1_merged_1_ld450_merged2746_603_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_604_res = merged_1_merged_1_ld450_merged2746_604_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<192, 256>(result, merged_1_merged_1_ld450_merged2746_604_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged2746_605_res = merged_1_merged_1_ld450_merged2746_605_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<224, 256>(result, merged_1_merged_1_ld450_merged2746_605_res);
	return result;
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219
inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write_bundle_write(hw_uint<256>& pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<0, 31>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_212_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<32, 63>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_213_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<64, 95>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_214_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<96, 127>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_215_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<128, 159>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_216_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<160, 191>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_217_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<192, 223>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_218_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write.extract<224, 255>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_219_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
}

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[7 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[6 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[5 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[4 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[3 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // # of banks: 8
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588;
};



inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461);
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[7 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[6 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[5 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[4 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[3 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged2687_read
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588
inline hw_uint<256> merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_read_bundle_read(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588

	hw_uint<256> result;
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_574_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_576_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_578_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_580_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<128, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_582_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<160, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_584_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<192, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_586_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<224, 256>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_588_res);
	return result;
}

// merged_1_to_gp_13449_ld618_merged2846_write
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461
inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_write_bundle_write(hw_uint<256>& merged_1_to_gp_13449_ld618_merged2846_write, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<0, 31>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_454_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<32, 63>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_455_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<64, 95>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_456_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<96, 127>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_457_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<128, 159>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_458_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<160, 191>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_459_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<192, 223>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_460_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_res = merged_1_to_gp_13449_ld618_merged2846_write.extract<224, 255>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_461_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[7 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[6 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[5 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[4 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[3 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565;
};



inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[7 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[6 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[5 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[4 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[3 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged2710[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[8merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged2687_write
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573
inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_write_bundle_write(hw_uint<256>& merged_1_reconstruct_lp129131_merged2687_write, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_res = merged_1_reconstruct_lp129131_merged2687_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_566_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_res = merged_1_reconstruct_lp129131_merged2687_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_567_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_res = merged_1_reconstruct_lp129131_merged2687_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_568_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_res = merged_1_reconstruct_lp129131_merged2687_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_569_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_res = merged_1_reconstruct_lp129131_merged2687_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_570_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_res = merged_1_reconstruct_lp129131_merged2687_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_571_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_res = merged_1_reconstruct_lp129131_merged2687_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_572_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_res = merged_1_reconstruct_lp129131_merged2687_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_573_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
}

// merged_1_reconstruct_lp129_buf132_ld454_merged2710_read
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_read_bundle_read(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_558_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_559_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_560_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_561_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_562_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_563_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_564_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_565_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache {
  // Reader addrs...
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[7 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[7 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[6 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[6 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[5 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[5 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // # of banks: 16
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55;
};



inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[7 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[7 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[6 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[6 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[5 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[5 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged2887[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[8us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 127 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 126 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((127 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541
inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write_bundle_write(hw_uint<256>& merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_534_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_535_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_536_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_537_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_538_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_539_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_540_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_541_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
}

// us_merged_1_reconstruct_lp129_buf132144_merged2887_read
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55
inline hw_uint<512> merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55

	hw_uint<512> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<0, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_40_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<32, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_41_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<64, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_42_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<96, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_43_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<128, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_44_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<160, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_45_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<192, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_46_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<224, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_47_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<256, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_48_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<288, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_49_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<320, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_50_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<352, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_51_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<384, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_52_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<416, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_53_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<448, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_54_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<480, 512>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_55_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[15 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[14 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[13 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[12 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[11 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[10 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[9 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[8 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[7 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[6 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[5 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // # of banks: 16
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533;
};



inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[15 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[14 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[13 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[12 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[11 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[10 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[9 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[8 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[7 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[6 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[5 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[16merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_read
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533
inline hw_uint<512> merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533

	hw_uint<512> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<0, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_518_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<32, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_519_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<64, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_520_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<96, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_521_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<128, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_522_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<160, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_523_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<192, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_524_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<224, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_525_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<256, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_526_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<288, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_527_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<320, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_528_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<352, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_529_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<384, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_530_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<416, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_531_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<448, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_532_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<480, 512>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_533_res);
	return result;
}

// us_merged_1_reconstruct_lp129_buf132144_merged2887_write
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39
inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_write_bundle_write(hw_uint<512>& us_merged_1_reconstruct_lp129_buf132144_merged2887_write, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_24_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_25_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_26_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_27_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_28_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_29_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_30_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_31_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<256, 287>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_32_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<288, 319>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_33_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<320, 351>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_34_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<352, 383>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_35_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<384, 415>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_36_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<416, 447>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_37_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<448, 479>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_38_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_res = us_merged_1_reconstruct_lp129_buf132144_merged2887_write.extract<480, 511>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_39_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_cache {
	// RAM Box: {[15, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_cache {
	// RAM Box: {[14, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_cache {
	// RAM Box: {[13, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_cache {
	// RAM Box: {[12, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_cache {
	// RAM Box: {[11, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_cache {
	// RAM Box: {[10, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_cache {
	// RAM Box: {[9, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_cache {
	// RAM Box: {[8, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_cache {
	// RAM Box: {[7, 2039], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_cache {
	// RAM Box: {[6, 2038], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_cache {
	// RAM Box: {[5, 2037], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_cache {
	// RAM Box: {[4, 2036], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_cache {
	// RAM Box: {[3, 2035], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_cache {
	// RAM Box: {[2, 2034], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_cache {
	// RAM Box: {[1, 2033], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_cache {
	// RAM Box: {[0, 2032], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[15 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[14 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[13 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[12 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[11 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[10 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[9 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[8 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[7 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[6 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[5 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
    // { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // # of banks: 16
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749;
};



inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[15 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[14 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[13 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[12 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[11 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[10 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[9 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[8 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[7 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[6 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[5 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749 read pattern: { merged_0_reconstruct_lp138140_merged2879[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[16merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 127 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged2879_read
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749
inline hw_uint<512> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 16
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749

	hw_uint<512> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_719_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_721_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_723_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_725_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_727_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_729_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_731_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_733_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<256, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_735_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<288, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_737_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<320, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_739_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<352, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_741_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<384, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_743_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<416, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_745_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<448, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_747_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<480, 512>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_749_res);
	return result;
}

// merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485
inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write_bundle_write(hw_uint<512>& merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_470_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_471_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_472_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_473_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_474_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_475_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_476_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_477_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<256, 287>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_478_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<288, 319>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_479_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<320, 351>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_480_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<352, 383>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_481_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<384, 415>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_482_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<416, 447>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_483_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<448, 479>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_484_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write.extract<480, 511>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_485_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
}

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_to_merged_2_merged_2_ld462_merged2828_450_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_to_merged_2_merged_2_ld462_merged2828_451_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_to_merged_2_merged_2_ld462_merged2828_452_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_to_merged_2_merged_2_ld462_merged2828_453_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_cache {
  // Reader addrs...
    // { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[3 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
    // { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[2 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
    // { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[1 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
    // { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
  // # of banks: 4
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_to_merged_2_merged_2_ld462_merged2828_450_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_to_merged_2_merged_2_ld462_merged2828_450;
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_to_merged_2_merged_2_ld462_merged2828_451_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_to_merged_2_merged_2_ld462_merged2828_451;
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_to_merged_2_merged_2_ld462_merged2828_452_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_to_merged_2_merged_2_ld462_merged2828_452;
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_to_merged_2_merged_2_ld462_merged2828_453_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_to_merged_2_merged_2_ld462_merged2828_453;
};



inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_to_merged_2_merged_2_ld462_merged2828_450.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200);
}

inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_to_merged_2_merged_2_ld462_merged2828_451.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201);
}

inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_to_merged_2_merged_2_ld462_merged2828_452.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202);
}

inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_to_merged_2_merged_2_ld462_merged2828_453.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203);
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged2828_450_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged2828_450 read pattern: { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[3 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
  // Read schedule : { merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_to_merged_2_merged_2_ld462_merged2828_450.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200;
  return 0;
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged2828_451_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged2828_451 read pattern: { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[2 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
  // Read schedule : { merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_to_merged_2_merged_2_ld462_merged2828_451.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201;
  return 0;
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged2828_452_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged2828_452 read pattern: { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[1 + 4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
  // Read schedule : { merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_to_merged_2_merged_2_ld462_merged2828_452.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202;
  return 0;
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged2828_453_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged2828_453 read pattern: { merged_2_ld462_merged2828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[4merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 127 }
  // Read schedule : { merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_to_merged_2_merged_2_ld462_merged2828_453.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203;
  return 0;
}

// # of bundles = 2
// merged_2_ld462_merged2828_read
//	merged_2_merged_2_ld462_merged2828_450
//	merged_2_merged_2_ld462_merged2828_451
//	merged_2_merged_2_ld462_merged2828_452
//	merged_2_merged_2_ld462_merged2828_453
inline hw_uint<128> merged_2_merged_2_ld462_merged2828_read_bundle_read(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_merged_2_ld462_merged2828_450
    // merged_2_merged_2_ld462_merged2828_451
    // merged_2_merged_2_ld462_merged2828_452
    // merged_2_merged_2_ld462_merged2828_453

	hw_uint<128> result;
	hw_uint<32>  merged_2_merged_2_ld462_merged2828_450_res = merged_2_merged_2_ld462_merged2828_450_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<0, 128>(result, merged_2_merged_2_ld462_merged2828_450_res);
	hw_uint<32>  merged_2_merged_2_ld462_merged2828_451_res = merged_2_merged_2_ld462_merged2828_451_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<32, 128>(result, merged_2_merged_2_ld462_merged2828_451_res);
	hw_uint<32>  merged_2_merged_2_ld462_merged2828_452_res = merged_2_merged_2_ld462_merged2828_452_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<64, 128>(result, merged_2_merged_2_ld462_merged2828_452_res);
	hw_uint<32>  merged_2_merged_2_ld462_merged2828_453_res = merged_2_merged_2_ld462_merged2828_453_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<96, 128>(result, merged_2_merged_2_ld462_merged2828_453_res);
	return result;
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203
inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write_bundle_write(hw_uint<128>& pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write.extract<0, 31>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_200_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write.extract<32, 63>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_201_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write.extract<64, 95>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_202_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write.extract<96, 127>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_203_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
}

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[3 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[2 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[1 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // # of banks: 4
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438;
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440;
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442;
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444;
};



inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378);
}

inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379);
}

inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380);
}

inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381);
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[3 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378;
  return 0;
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[2 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379;
  return 0;
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[1 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380;
  return 0;
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged2682_read
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444
inline hw_uint<128> merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_read_bundle_read(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444

	hw_uint<128> result;
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 128>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_438_res);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 128>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_440_res);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<64, 128>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_442_res);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<96, 128>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_444_res);
	return result;
}

// merged_2_to_gp_14461_ld630_merged2704_write
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381
inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_write_bundle_write(hw_uint<128>& merged_2_to_gp_14461_ld630_merged2704_write, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_res = merged_2_to_gp_14461_ld630_merged2704_write.extract<0, 31>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_378_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_res = merged_2_to_gp_14461_ld630_merged2704_write.extract<32, 63>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_379_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_res = merged_2_to_gp_14461_ld630_merged2704_write.extract<64, 95>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_380_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_res = merged_2_to_gp_14461_ld630_merged2704_write.extract<96, 127>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_381_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[3 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[2 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[1 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433;
};



inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434);
}

inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435);
}

inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436);
}

inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[3 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[2 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[1 + 4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged2708[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[4merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged2682_write
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437
inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_write_bundle_write(hw_uint<128>& merged_2_reconstruct_lp120122_merged2682_write, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_res = merged_2_reconstruct_lp120122_merged2682_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_434_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_res = merged_2_reconstruct_lp120122_merged2682_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_435_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_res = merged_2_reconstruct_lp120122_merged2682_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_436_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_res = merged_2_reconstruct_lp120122_merged2682_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_437_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
}

// merged_2_reconstruct_lp120_buf123_ld466_merged2708_read
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_read_bundle_read(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_430_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_431_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_432_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_433_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache {
  // Reader addrs...
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[3 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[3 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // # of banks: 8
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23;
};



inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418);
}

inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419);
}

inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420);
}

inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[3 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[3 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged2684[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[4us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 127 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 126 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((127 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421
inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write_bundle_write(hw_uint<128>& merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_418_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_419_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_420_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_421_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
}

// us_merged_2_reconstruct_lp120_buf123135_merged2684_read
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23
inline hw_uint<256> merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23

	hw_uint<256> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<0, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_16_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<32, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_17_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<64, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_18_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<96, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_19_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<128, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_20_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<160, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_21_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<192, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_22_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<224, 256>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_23_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[7 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[6 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[5 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[4 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[3 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // # of banks: 8
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417;
};



inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[7 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[6 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[5 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[4 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[3 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[8merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_read
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417
inline hw_uint<256> merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417

	hw_uint<256> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<0, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_410_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<32, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_411_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<64, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_412_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<96, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_413_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<128, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_414_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<160, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_415_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<192, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_416_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<224, 256>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_417_res);
	return result;
}

// us_merged_2_reconstruct_lp120_buf123135_merged2684_write
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15
inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_write_bundle_write(hw_uint<256>& us_merged_2_reconstruct_lp120_buf123135_merged2684_write, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_8_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_9_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_10_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_11_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<128, 159>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_12_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<160, 191>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_13_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<192, 223>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_14_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_res = us_merged_2_reconstruct_lp120_buf123135_merged2684_write.extract<224, 255>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_15_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_cache {
	// RAM Box: {[7, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_cache {
	// RAM Box: {[6, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_cache {
	// RAM Box: {[5, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_cache {
	// RAM Box: {[4, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_cache {
	// RAM Box: {[3, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_cache {
	// RAM Box: {[2, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_cache {
	// RAM Box: {[1, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_cache {
	// RAM Box: {[0, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[7 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[6 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[5 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[4 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[3 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
    // { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // # of banks: 8
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589;
};



inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[7 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[6 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[5 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[4 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[3 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589 read pattern: { merged_1_reconstruct_lp129131_merged2687[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[8merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 127 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged2687_read
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589
inline hw_uint<256> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589

	hw_uint<256> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_575_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_577_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_579_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_581_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<128, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_583_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<160, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_585_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<192, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_587_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<224, 256>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_589_res);
	return result;
}

// merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393
inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write_bundle_write(hw_uint<256>& merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_386_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_387_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_388_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_389_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<128, 159>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_390_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<160, 191>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_391_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<192, 223>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_392_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write.extract<224, 255>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_393_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
}

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_to_merged_3_merged_3_ld474_merged2832_376_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_to_merged_3_merged_3_ld474_merged2832_377_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_cache {
  // Reader addrs...
    // { merged_3_ld474_merged2832[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[1 + 2merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 127 }
    // { merged_3_ld474_merged2832[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[2merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 127 }
  // # of banks: 2
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_to_merged_3_merged_3_ld474_merged2832_376_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_to_merged_3_merged_3_ld474_merged2832_376;
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_to_merged_3_merged_3_ld474_merged2832_377_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_to_merged_3_merged_3_ld474_merged2832_377;
};



inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_to_merged_3_merged_3_ld474_merged2832_376.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348);
}

inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_to_merged_3_merged_3_ld474_merged2832_377.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349);
}

inline hw_uint<32>  merged_3_merged_3_ld474_merged2832_376_select(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_merged_3_ld474_merged2832_376 read pattern: { merged_3_ld474_merged2832[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[1 + 2merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 127 }
  // Read schedule : { merged_3_ld474_merged2832[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 83] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_to_merged_3_merged_3_ld474_merged2832_376.peek(/* one reader or all rams */ 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348;
  return 0;
}

inline hw_uint<32>  merged_3_merged_3_ld474_merged2832_377_select(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_merged_3_ld474_merged2832_377 read pattern: { merged_3_ld474_merged2832[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[2merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 127 }
  // Read schedule : { merged_3_ld474_merged2832[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 83] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_to_merged_3_merged_3_ld474_merged2832_377.peek(/* one reader or all rams */ 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349;
  return 0;
}

// # of bundles = 2
// merged_3_ld474_merged2832_read
//	merged_3_merged_3_ld474_merged2832_376
//	merged_3_merged_3_ld474_merged2832_377
inline hw_uint<64> merged_3_merged_3_ld474_merged2832_read_bundle_read(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_merged_3_ld474_merged2832_376
    // merged_3_merged_3_ld474_merged2832_377

	hw_uint<64> result;
	hw_uint<32>  merged_3_merged_3_ld474_merged2832_376_res = merged_3_merged_3_ld474_merged2832_376_select(merged_3, root, merged_3_ld475, merged_3_ld474, dynamic_address);
	set_at<0, 64>(result, merged_3_merged_3_ld474_merged2832_376_res);
	hw_uint<32>  merged_3_merged_3_ld474_merged2832_377_res = merged_3_merged_3_ld474_merged2832_377_select(merged_3, root, merged_3_ld475, merged_3_ld474, dynamic_address);
	set_at<32, 64>(result, merged_3_merged_3_ld474_merged2832_377_res);
	return result;
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349
inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write_bundle_write(hw_uint<64>& pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write.extract<0, 31>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_348_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write.extract<32, 63>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_349_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
}

struct merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_4_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_5_cache {
	// RAM Box: {[1, 255], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_6_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_7_cache {
	// RAM Box: {[0, 254], [0, 255]}
	// Capacity: 128
	// # of read delays: 128
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127
	fifo<hw_uint<32> , 128> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(127 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_cache {
  // Reader addrs...
    // { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[1 + 2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
    // { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[1 + 2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
    // { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
    // { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // # of banks: 4
  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_4_cache merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_4;
  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_5_cache merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_5;
  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_6_cache merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_6;
  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_7_cache merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_7;
};



inline void merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_write(hw_uint<32> & merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_4.push(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370);
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_5.push(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370);
}

inline void merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_write(hw_uint<32> & merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_6.push(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371);
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_7.push(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371);
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_4_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged2870_4 read pattern: { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[1 + 2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_4.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 126 - us_merged_3126 >= 0) ? ((127 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370;
  return 0;
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_5_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged2870_5 read pattern: { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[1 + 2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_5.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 126 - us_merged_3126 >= 0) ? ((127 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370;
  return 0;
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_6_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged2870_6 read pattern: { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_6.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 126 - us_merged_3126 >= 0) ? ((127 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371;
  return 0;
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_7_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged2870_7 read pattern: { us_merged_3126_merged2870[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[2us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 127 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
  auto value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_to_merged_3_FIFO_buf641_us_merged_3126_merged2870_7.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 126 - us_merged_3126 >= 0) ? ((127 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371;
  return 0;
}

// # of bundles = 2
// merged_3_to_gp_30473_ld642_merged2706_write
//	merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370
//	merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371
inline void merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_write_bundle_write(hw_uint<64>& merged_3_to_gp_30473_ld642_merged2706_write, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
	hw_uint<32>  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_res = merged_3_to_gp_30473_ld642_merged2706_write.extract<0, 31>();
	merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_write(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_370_res, merged_3_FIFO_buf641, root, merged_3_to_gp_30473_ld643, merged_3_to_gp_30473_ld642, dynamic_address);
	hw_uint<32>  merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_res = merged_3_to_gp_30473_ld642_merged2706_write.extract<32, 63>();
	merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_write(merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_371_res, merged_3_FIFO_buf641, root, merged_3_to_gp_30473_ld643, merged_3_to_gp_30473_ld642, dynamic_address);
}

// us_merged_3126_merged2870_read
//	merged_3_FIFO_buf641_us_merged_3126_merged2870_4
//	merged_3_FIFO_buf641_us_merged_3126_merged2870_5
//	merged_3_FIFO_buf641_us_merged_3126_merged2870_6
//	merged_3_FIFO_buf641_us_merged_3126_merged2870_7
inline hw_uint<128> merged_3_FIFO_buf641_us_merged_3126_merged2870_read_bundle_read(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_3_FIFO_buf641_us_merged_3126_merged2870_4
    // merged_3_FIFO_buf641_us_merged_3126_merged2870_5
    // merged_3_FIFO_buf641_us_merged_3126_merged2870_6
    // merged_3_FIFO_buf641_us_merged_3126_merged2870_7

	hw_uint<128> result;
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_4_res = merged_3_FIFO_buf641_us_merged_3126_merged2870_4_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<0, 128>(result, merged_3_FIFO_buf641_us_merged_3126_merged2870_4_res);
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_5_res = merged_3_FIFO_buf641_us_merged_3126_merged2870_5_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<32, 128>(result, merged_3_FIFO_buf641_us_merged_3126_merged2870_5_res);
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_6_res = merged_3_FIFO_buf641_us_merged_3126_merged2870_6_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<64, 128>(result, merged_3_FIFO_buf641_us_merged_3126_merged2870_6_res);
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged2870_7_res = merged_3_FIFO_buf641_us_merged_3126_merged2870_7_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<96, 128>(result, merged_3_FIFO_buf641_us_merged_3126_merged2870_7_res);
	return result;
}

struct merged_3_us124_us_merged_3126_merged2870_0_to_merged_3_us124_merged_3_us124_ld478_merged2830_366_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_us_merged_3126_merged2870_1_to_merged_3_us124_merged_3_us124_ld478_merged2830_367_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_us_merged_3126_merged2870_2_to_merged_3_us124_merged_3_us124_ld478_merged2830_368_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_us_merged_3126_merged2870_3_to_merged_3_us124_merged_3_us124_ld478_merged2830_369_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_cache {
  // Reader addrs...
    // { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[3 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
    // { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[2 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
    // { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[1 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
    // { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
  // # of banks: 4
  merged_3_us124_us_merged_3126_merged2870_0_to_merged_3_us124_merged_3_us124_ld478_merged2830_366_cache merged_3_us124_us_merged_3126_merged2870_0_to_merged_3_us124_merged_3_us124_ld478_merged2830_366;
  merged_3_us124_us_merged_3126_merged2870_1_to_merged_3_us124_merged_3_us124_ld478_merged2830_367_cache merged_3_us124_us_merged_3126_merged2870_1_to_merged_3_us124_merged_3_us124_ld478_merged2830_367;
  merged_3_us124_us_merged_3126_merged2870_2_to_merged_3_us124_merged_3_us124_ld478_merged2830_368_cache merged_3_us124_us_merged_3126_merged2870_2_to_merged_3_us124_merged_3_us124_ld478_merged2830_368;
  merged_3_us124_us_merged_3126_merged2870_3_to_merged_3_us124_merged_3_us124_ld478_merged2830_369_cache merged_3_us124_us_merged_3126_merged2870_3_to_merged_3_us124_merged_3_us124_ld478_merged2830_369;
};



inline void merged_3_us124_us_merged_3126_merged2870_0_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged2870_0, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged2870_0_to_merged_3_us124_merged_3_us124_ld478_merged2830_366.push(merged_3_us124_us_merged_3126_merged2870_0);
}

inline void merged_3_us124_us_merged_3126_merged2870_1_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged2870_1, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged2870_1_to_merged_3_us124_merged_3_us124_ld478_merged2830_367.push(merged_3_us124_us_merged_3126_merged2870_1);
}

inline void merged_3_us124_us_merged_3126_merged2870_2_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged2870_2, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged2870_2_to_merged_3_us124_merged_3_us124_ld478_merged2830_368.push(merged_3_us124_us_merged_3126_merged2870_2);
}

inline void merged_3_us124_us_merged_3126_merged2870_3_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged2870_3, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged2870_3_to_merged_3_us124_merged_3_us124_ld478_merged2830_369.push(merged_3_us124_us_merged_3126_merged2870_3);
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_366_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged2830_366 read pattern: { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[3 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
  // Read schedule : { merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_us_merged_3126_merged2870_0 = merged_3_us124.merged_3_us124_us_merged_3126_merged2870_0_to_merged_3_us124_merged_3_us124_ld478_merged2830_366.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged2870_0;
  return 0;
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_367_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged2830_367 read pattern: { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[2 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
  // Read schedule : { merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_us_merged_3126_merged2870_1 = merged_3_us124.merged_3_us124_us_merged_3126_merged2870_1_to_merged_3_us124_merged_3_us124_ld478_merged2830_367.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged2870_1;
  return 0;
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_368_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged2830_368 read pattern: { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[1 + 4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
  // Read schedule : { merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_us_merged_3126_merged2870_2 = merged_3_us124.merged_3_us124_us_merged_3126_merged2870_2_to_merged_3_us124_merged_3_us124_ld478_merged2830_368.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged2870_2;
  return 0;
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_369_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged2830_369 read pattern: { merged_3_us124_ld478_merged2830[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[4merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 127 }
  // Read schedule : { merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_us_merged_3126_merged2870_3 = merged_3_us124.merged_3_us124_us_merged_3126_merged2870_3_to_merged_3_us124_merged_3_us124_ld478_merged2830_369.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged2870_3;
  return 0;
}

// # of bundles = 2
// merged_3_us124_ld478_merged2830_read
//	merged_3_us124_merged_3_us124_ld478_merged2830_366
//	merged_3_us124_merged_3_us124_ld478_merged2830_367
//	merged_3_us124_merged_3_us124_ld478_merged2830_368
//	merged_3_us124_merged_3_us124_ld478_merged2830_369
inline hw_uint<128> merged_3_us124_merged_3_us124_ld478_merged2830_read_bundle_read(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_3_us124_merged_3_us124_ld478_merged2830_366
    // merged_3_us124_merged_3_us124_ld478_merged2830_367
    // merged_3_us124_merged_3_us124_ld478_merged2830_368
    // merged_3_us124_merged_3_us124_ld478_merged2830_369

	hw_uint<128> result;
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_366_res = merged_3_us124_merged_3_us124_ld478_merged2830_366_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<0, 128>(result, merged_3_us124_merged_3_us124_ld478_merged2830_366_res);
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_367_res = merged_3_us124_merged_3_us124_ld478_merged2830_367_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<32, 128>(result, merged_3_us124_merged_3_us124_ld478_merged2830_367_res);
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_368_res = merged_3_us124_merged_3_us124_ld478_merged2830_368_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<64, 128>(result, merged_3_us124_merged_3_us124_ld478_merged2830_368_res);
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged2830_369_res = merged_3_us124_merged_3_us124_ld478_merged2830_369_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<96, 128>(result, merged_3_us124_merged_3_us124_ld478_merged2830_369_res);
	return result;
}

// us_merged_3126_merged2870_write
//	merged_3_us124_us_merged_3126_merged2870_0
//	merged_3_us124_us_merged_3126_merged2870_1
//	merged_3_us124_us_merged_3126_merged2870_2
//	merged_3_us124_us_merged_3126_merged2870_3
inline void merged_3_us124_us_merged_3126_merged2870_write_bundle_write(hw_uint<128>& us_merged_3126_merged2870_write, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
	hw_uint<32>  merged_3_us124_us_merged_3126_merged2870_0_res = us_merged_3126_merged2870_write.extract<0, 31>();
	merged_3_us124_us_merged_3126_merged2870_0_write(merged_3_us124_us_merged_3126_merged2870_0_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
	hw_uint<32>  merged_3_us124_us_merged_3126_merged2870_1_res = us_merged_3126_merged2870_write.extract<32, 63>();
	merged_3_us124_us_merged_3126_merged2870_1_write(merged_3_us124_us_merged_3126_merged2870_1_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
	hw_uint<32>  merged_3_us124_us_merged_3126_merged2870_2_res = us_merged_3126_merged2870_write.extract<64, 95>();
	merged_3_us124_us_merged_3126_merged2870_2_write(merged_3_us124_us_merged_3126_merged2870_2_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
	hw_uint<32>  merged_3_us124_us_merged_3126_merged2870_3_res = us_merged_3126_merged2870_write.extract<96, 127>();
	merged_3_us124_us_merged_3126_merged2870_3_write(merged_3_us124_us_merged_3126_merged2870_3_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
}

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_cache {
	// RAM Box: {[3, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_cache {
	// RAM Box: {[2, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_cache {
	// RAM Box: {[1, 509], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_cache {
	// RAM Box: {[0, 508], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[3 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[2 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[1 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
    // { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // # of banks: 4
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439;
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441;
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443;
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445;
};



inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354);
}

inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355);
}

inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356);
}

inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357);
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[3 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354;
  return 0;
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[2 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355;
  return 0;
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[1 + 4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356;
  return 0;
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445 read pattern: { merged_2_reconstruct_lp120122_merged2682[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[4merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 127 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged2682_read
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445
inline hw_uint<128> merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_read_bundle_read(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445

	hw_uint<128> result;
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 128>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_439_res);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 128>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_441_res);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<64, 128>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_443_res);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<96, 128>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_445_res);
	return result;
}

// merged_3_us124_to_gp_14477_ld646_merged2858_write
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357
inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_write_bundle_write(hw_uint<128>& merged_3_us124_to_gp_14477_ld646_merged2858_write, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_res = merged_3_us124_to_gp_14477_ld646_merged2858_write.extract<0, 31>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_354_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_res = merged_3_us124_to_gp_14477_ld646_merged2858_write.extract<32, 63>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_355_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_res = merged_3_us124_to_gp_14477_ld646_merged2858_write.extract<64, 95>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_356_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_res = merged_3_us124_to_gp_14477_ld646_merged2858_write.extract<96, 127>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_357_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
}

// Operation logic
inline void in0_to_gp_0401_ld570_merged2722(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in0_to_gp_0401, in0_FIFO_buf569_cache& in0_FIFO_buf569, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_0401
	auto in0_to_gp_0401__lp_16_m_in0_to_gp_0401_ld570__p__15_rp__c____in0_to_gp_0401_ld571_value = in0_to_gp_0401.read();
	auto compute_result = in0_to_gp_0401_ld570_cu2721(in0_to_gp_0401__lp_16_m_in0_to_gp_0401_ld570__p__15_rp__c____in0_to_gp_0401_ld571_value);
	// Produce: in0_FIFO_buf569
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged2722_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf569, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld314_merged2734(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_1313, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp_8_m_gp_in0_1_buf8_ld314__p__7_rp__c____gp_in0_1_buf8_ld315_value = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged2734_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld314_cu2733(gp_in0_1_buf8__lp_8_m_gp_in0_1_buf8_ld314__p__7_rp__c____gp_in0_1_buf8_ld315_value);
	// Produce: gp_in0_1_buf8_to_gp_1313
	gp_in0_1_buf8_to_gp_1313.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld318_merged2776(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_22317, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_8_m_gp_in0_1_buf8_ld318__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged2776_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld318_cu2775(gp_in0_1_buf8__lp__lp_8_m_gp_in0_1_buf8_ld318__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_22317
	gp_in0_1_buf8_to_gp_22317.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_110_merged2898(in0_FIFO_buf569_cache& in0_FIFO_buf569, gp_in0_1_buf8_cache& gp_in0_1_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_FIFO_buf569
	auto in0_FIFO_buf569_2_m__lp__lp_8_m_gp_in0_110__p__7_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value = in0_FIFO_buf569_gp_in0_110_merged2898_read_bundle_read(in0_FIFO_buf569/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_110_cu2896(in0_FIFO_buf569_2_m__lp__lp_8_m_gp_in0_110__p__7_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in0_1_buf8
	gp_in0_1_buf8_gp_in0_110_merged2898_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld322_merged2778(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_7321, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_8_m_gp_in0_1_buf8_ld322__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged2778_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld322_cu2777(gp_in0_1_buf8__lp__lp_8_m_gp_in0_1_buf8_ld322__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_7321
	gp_in0_1_buf8_to_gp_7321.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in0_to_gp_0401, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_7321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_cache gp_in0_1_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf569_cache in0_FIFO_buf569;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134; gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133; gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133; gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { in0_to_gp_0401_ld570_merged2722[d0 = 0, d1, d2] -> [0, d1, d2, 11] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for in0_to_gp_0401_ld570_merged2722(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld318_merged2776[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_ld318_merged2776(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld314_merged2734[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in0_1_buf8_ld314_merged2734(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { gp_in0_110_merged2898[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 13] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in0_110_merged2898(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld322_merged2778[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_ld322_merged2778(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 134 and 13 <= i3 <= 14; [0, i1, i2, 11] : 0 <= i1 <= 2054 and 0 <= i2 <= 134; [0, i1, i2, 26] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 15] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2056; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in0_to_gp_0401_ld570_merged2722(in0_to_gp_0401 /* buf name */, in0_FIFO_buf569, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_110_merged2898(in0_FIFO_buf569 /* buf name */, gp_in0_1_buf8, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld314_merged2734(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_1313, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 129 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld318_merged2776(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_22317, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld322_merged2778(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_7321, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_218_merged2931(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, gp_in0_2_buf16_cache& gp_in0_2_buf16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf481
	auto gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_4_m_gp_in0_218__p__3_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged2931_read_bundle_read(gp_in0_1_buf8_FIFO_buf481/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_218_cu2929(gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_4_m_gp_in0_218__p__3_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in0_2_buf16
	gp_in0_2_buf16_gp_in0_218_merged2931_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld338_merged2766(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_8337, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_4_m_gp_in0_2_buf16_ld338__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged2766_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld338_cu2765(gp_in0_2_buf16__lp__lp_4_m_gp_in0_2_buf16_ld338__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value);
	// Produce: gp_in0_2_buf16_to_gp_8337
	gp_in0_2_buf16_to_gp_8337.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_to_gp_1313_ld482_merged2806(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_1313
	auto gp_in0_1_buf8_to_gp_1313__lp_8_m_gp_in0_1_buf8_to_gp_1313_ld482__p__7_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value = gp_in0_1_buf8_to_gp_1313.read();
	auto compute_result = gp_in0_1_buf8_to_gp_1313_ld482_cu2805(gp_in0_1_buf8_to_gp_1313__lp_8_m_gp_in0_1_buf8_to_gp_1313_ld482__p__7_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value);
	// Produce: gp_in0_1_buf8_FIFO_buf481
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged2806_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf481, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld334_merged2764(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_23333, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_4_m_gp_in0_2_buf16_ld334__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged2764_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld334_cu2763(gp_in0_2_buf16__lp__lp_4_m_gp_in0_2_buf16_ld334__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value);
	// Produce: gp_in0_2_buf16_to_gp_23333
	gp_in0_2_buf16_to_gp_23333.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld330_merged2874(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_2329, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp_4_m_gp_in0_2_buf16_ld330__p__3_rp__c____gp_in0_2_buf16_ld331_value = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged2874_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld330_cu2873(gp_in0_2_buf16__lp_4_m_gp_in0_2_buf16_ld330__p__3_rp__c____gp_in0_2_buf16_ld331_value);
	// Produce: gp_in0_2_buf16_to_gp_2329
	gp_in0_2_buf16_to_gp_2329.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_8337) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf481_cache gp_in0_1_buf8_FIFO_buf481;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_cache gp_in0_2_buf16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131; gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131; gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
//   { gp_in0_2_buf16_ld334_merged2764[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_ld334_merged2764(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_ld338_merged2766[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 40] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_ld338_merged2766(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_218_merged2931[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in0_218_merged2931(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_ld330_merged2874[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in0_2_buf16_ld330_merged2874(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_1313_ld482_merged2806[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 24] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in0_1_buf8_to_gp_1313_ld482_merged2806(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 44] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 40] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 38] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133; [0, i1, i2, 35] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133; [0, i1, i2, 24] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_1313_ld482_merged2806(gp_in0_1_buf8_to_gp_1313 /* buf name */, gp_in0_1_buf8_FIFO_buf481, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 133 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 133 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 133 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))) {
	          gp_in0_218_merged2931(gp_in0_1_buf8_FIFO_buf481 /* buf name */, gp_in0_2_buf16, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 133 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 133 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 133 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld330_merged2874(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_2329, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld338_merged2766(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_8337, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld334_merged2764(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_23333, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_1_buf92_ld434_merged2928(lp_in1_1_buf92_cache& lp_in1_1_buf92, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in1_1_buf92_to_gp_19433, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92
	auto lp_in1_1_buf92__lp_8_m_lp_in1_1_buf92_ld434__p__7_rp__c____lp_in1_1_buf92_ld435_value = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged2928_read_bundle_read(lp_in1_1_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_1_buf92_ld434_cu2927(lp_in1_1_buf92__lp_8_m_lp_in1_1_buf92_ld434__p__7_rp__c____lp_in1_1_buf92_ld435_value);
	// Produce: lp_in1_1_buf92_to_gp_19433
	lp_in1_1_buf92_to_gp_19433.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_194_merged2696(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, lp_in1_1_buf92_cache& lp_in1_1_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf525
	auto gp_in1_1_buf56_FIFO_buf525__lp_8_m_lp_in1_194__p__7_rp__p_3_c_____lp_in1_193_p_3_value = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged2696_read_bundle_read(gp_in1_1_buf56_FIFO_buf525/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_2_buf64_us88_FIFO_buf553
	auto gp_in1_2_buf64_us88_FIFO_buf553__lp_8_m_lp_in1_194__p__7_rp__p_0_c_____lp_in1_193_p_0_value = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged2696_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_194_cu2694(gp_in1_1_buf56_FIFO_buf525__lp_8_m_lp_in1_194__p__7_rp__p_3_c_____lp_in1_193_p_3_value, gp_in1_2_buf64_us88_FIFO_buf553__lp_8_m_lp_in1_194__p__7_rp__p_0_c_____lp_in1_193_p_0_value);
	// Produce: lp_in1_1_buf92
	lp_in1_1_buf92_lp_in1_194_merged2696_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_2_buf64_us88_to_gp_10385, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88_to_gp_10385
	auto gp_in1_2_buf64_us88_to_gp_10385__lp_8_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__7_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value = gp_in1_2_buf64_us88_to_gp_10385.read();
	auto compute_result = gp_in1_2_buf64_us88_to_gp_10385_ld554_cu2843(gp_in1_2_buf64_us88_to_gp_10385__lp_8_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__7_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value);
	// Produce: gp_in1_2_buf64_us88_FIFO_buf553
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88_FIFO_buf553, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_to_gp_10357_ld526_merged2838(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_10357
	auto gp_in1_1_buf56_to_gp_10357__lp__lp_8_m_gp_in1_1_buf56_to_gp_10357_ld526__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value = gp_in1_1_buf56_to_gp_10357.read();
	auto compute_result = gp_in1_1_buf56_to_gp_10357_ld526_cu2837(gp_in1_1_buf56_to_gp_10357__lp__lp_8_m_gp_in1_1_buf56_to_gp_10357_ld526__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf525
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged2838_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf525, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_2_buf64_us88_to_gp_10385, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in1_1_buf92_to_gp_19433) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf525_cache gp_in1_1_buf56_FIFO_buf525;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_FIFO_buf553_cache gp_in1_2_buf64_us88_FIFO_buf553;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_cache lp_in1_1_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-55 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_10357_ld526_merged2838[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_to_gp_10357_ld526_merged2838(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in1_1_buf92_ld434_merged2928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 68] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in1_1_buf92_ld434_merged2928(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-68 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in1_194_merged2696[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in1_194_merged2696(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-60 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 68] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 60] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 55] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 19] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_10357_ld526_merged2838(gp_in1_1_buf56_to_gp_10357 /* buf name */, gp_in1_1_buf56_FIFO_buf525, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_to_gp_10385_ld554_merged2844(gp_in1_2_buf64_us88_to_gp_10385 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_194_merged2696(gp_in1_1_buf56_FIFO_buf525 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553 /* buf name */, lp_in1_1_buf92, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_1_buf92_ld434_merged2928(lp_in1_1_buf92 /* buf name */, lp_in1_1_buf92_to_gp_19433, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_286_merged2702(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, lp_in1_2_buf84_cache& lp_in1_2_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf541
	auto gp_in1_2_buf64_FIFO_buf541__lp_4_m_lp_in1_286__p__3_rp__p_1_c_____lp_in1_285_p_1_value = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged2702_read_bundle_read(gp_in1_2_buf64_FIFO_buf541/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_us80_FIFO_buf565
	auto gp_in1_3_buf72_us80_FIFO_buf565__lp_4_m_lp_in1_286__p__3_rp__p_0_c_____lp_in1_285_p_0_value = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged2702_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_286_cu2700(gp_in1_2_buf64_FIFO_buf541__lp_4_m_lp_in1_286__p__3_rp__p_1_c_____lp_in1_285_p_1_value, gp_in1_3_buf72_us80_FIFO_buf565__lp_4_m_lp_in1_286__p__3_rp__p_0_c_____lp_in1_285_p_0_value);
	// Produce: lp_in1_2_buf84
	lp_in1_2_buf84_lp_in1_286_merged2702_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_3_buf72_us80_to_gp_11397, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80_to_gp_11397
	auto gp_in1_3_buf72_us80_to_gp_11397__lp_4_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__3_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value = gp_in1_3_buf72_us80_to_gp_11397.read();
	auto compute_result = gp_in1_3_buf72_us80_to_gp_11397_ld566_cu2821(gp_in1_3_buf72_us80_to_gp_11397__lp_4_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__3_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value);
	// Produce: gp_in1_3_buf72_us80_FIFO_buf565
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_us80_FIFO_buf565, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_to_gp_11373_ld542_merged2714(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_11373
	auto gp_in1_2_buf64_to_gp_11373__lp__lp_4_m_gp_in1_2_buf64_to_gp_11373_ld542__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value = gp_in1_2_buf64_to_gp_11373.read();
	auto compute_result = gp_in1_2_buf64_to_gp_11373_ld542_cu2713(gp_in1_2_buf64_to_gp_11373__lp__lp_4_m_gp_in1_2_buf64_to_gp_11373_ld542__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value);
	// Produce: gp_in1_2_buf64_FIFO_buf541
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged2714_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf541, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_2_buf84_ld438_merged2744(lp_in1_2_buf84_cache& lp_in1_2_buf84, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_2_buf84_to_gp_20437, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84
	auto lp_in1_2_buf84__lp_4_m_lp_in1_2_buf84_ld438__p__3_rp__c____lp_in1_2_buf84_ld439_value = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged2744_read_bundle_read(lp_in1_2_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_2_buf84_ld438_cu2743(lp_in1_2_buf84__lp_4_m_lp_in1_2_buf84_ld438__p__3_rp__c____lp_in1_2_buf84_ld439_value);
	// Produce: lp_in1_2_buf84_to_gp_20437
	lp_in1_2_buf84_to_gp_20437.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_3_buf72_us80_to_gp_11397, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_2_buf84_to_gp_20437) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf541_cache gp_in1_2_buf64_FIFO_buf541;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_FIFO_buf565_cache gp_in1_3_buf72_us80_FIFO_buf565;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_cache lp_in1_2_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127; lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { lp_in1_2_buf84_ld438_merged2744[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in1_2_buf84_ld438_merged2744(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-71 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_11373_ld542_merged2714[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_to_gp_11373_ld542_merged2714(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 59] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-59 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in1_286_merged2702[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 65] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in1_286_merged2702(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-65 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 71] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 65] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 59] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 31] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_11373_ld542_merged2714(gp_in1_2_buf64_to_gp_11373 /* buf name */, gp_in1_2_buf64_FIFO_buf541, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_3_buf72_us80_to_gp_11397_ld566_merged2822(gp_in1_3_buf72_us80_to_gp_11397 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_286_merged2702(gp_in1_2_buf64_FIFO_buf541 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565 /* buf name */, lp_in1_2_buf84, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_2_buf84_ld438_merged2744(lp_in1_2_buf84 /* buf name */, lp_in1_2_buf84_to_gp_20437, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_reconstruct_lp138_buf141_ld446_merged2712(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_0_reconstruct_lp138_buf141_to_gp_21445, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141
	auto merged_0_reconstruct_lp138_buf141__lp_16_m_merged_0_reconstruct_lp138_buf141_ld446__p__15_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged2712_read_bundle_read(merged_0_reconstruct_lp138_buf141/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138_buf141_ld446_cu2711(merged_0_reconstruct_lp138_buf141__lp_16_m_merged_0_reconstruct_lp138_buf141_ld446__p__15_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value);
	// Produce: merged_0_reconstruct_lp138_buf141_to_gp_21445
	merged_0_reconstruct_lp138_buf141_to_gp_21445.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138140_merged2879(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_FIFO_buf609
	auto merged_0_FIFO_buf609__lp_16_m_merged_0_reconstruct_lp138140__p__15_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged2879_read_bundle_read(merged_0_FIFO_buf609/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	auto merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_16_m_merged_0_reconstruct_lp138140__p__15_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged2879_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138140_cu2877(merged_0_FIFO_buf609__lp_16_m_merged_0_reconstruct_lp138140__p__15_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_16_m_merged_0_reconstruct_lp138140__p__15_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value);
	// Produce: merged_0_reconstruct_lp138_buf141
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged2879_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	auto merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_16_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__15_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_cu2757(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_16_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__15_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_to_gp_12441_ld610_merged2856(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_0_to_gp_12441, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_to_gp_12441
	auto merged_0_to_gp_12441__lp_16_m_merged_0_to_gp_12441_ld610__p__15_rp__c____merged_0_to_gp_12441_ld611_value = merged_0_to_gp_12441.read();
	auto compute_result = merged_0_to_gp_12441_ld610_cu2855(merged_0_to_gp_12441__lp_16_m_merged_0_to_gp_12441_ld610__p__15_rp__c____merged_0_to_gp_12441_ld611_value);
	// Produce: merged_0_FIFO_buf609
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged2856_write_bundle_write(/* arg names */compute_result, merged_0_FIFO_buf609, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_0_to_gp_12441, HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_0_reconstruct_lp138_buf141_to_gp_21445) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_FIFO_buf609_cache merged_0_FIFO_buf609;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_cache merged_0_reconstruct_lp138_buf141;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { merged_0_to_gp_12441_ld610_merged2856[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_0_to_gp_12441_ld610_merged2856(((((-82 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138140_merged2879[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_0_reconstruct_lp138140_merged2879(((((-111 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_ld446_merged2712[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_0_reconstruct_lp138_buf141_ld446_merged2712(((((-112 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758(((((-110 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 3 <= i2 <= 130 and 110 <= i3 <= 112; [0, i1, i2, 82] : 8 <= i1 <= 2055 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2055 }
	        // { [i0, i1, i2] : i1 <= 2055 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	        if ((((((2055 + -1*i1)) >= 0)))) {
	          merged_0_to_gp_12441_ld610_merged2856(merged_0_to_gp_12441 /* buf name */, merged_0_FIFO_buf609, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged2758(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138140_merged2879(merged_0_FIFO_buf609 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625 /* buf name */, merged_0_reconstruct_lp138_buf141, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138_buf141_ld446_merged2712(merged_0_reconstruct_lp138_buf141 /* buf name */, merged_0_reconstruct_lp138_buf141_to_gp_21445, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	auto merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_8_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__7_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.read();
	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_cu2729(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_8_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__7_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_to_gp_13449_ld618_merged2846(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_to_gp_13449, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_to_gp_13449
	auto merged_1_to_gp_13449__lp_8_m_merged_1_to_gp_13449_ld618__p__7_rp__c____merged_1_to_gp_13449_ld619_value = merged_1_to_gp_13449.read();
	auto compute_result = merged_1_to_gp_13449_ld618_cu2845(merged_1_to_gp_13449__lp_8_m_merged_1_to_gp_13449_ld618__p__7_rp__c____merged_1_to_gp_13449_ld619_value);
	// Produce: merged_1_FIFO_buf617
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged2846_write_bundle_write(/* arg names */compute_result, merged_1_FIFO_buf617, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_ld454_merged2710(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_reconstruct_lp129_buf132_to_gp_28453, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132
	auto merged_1_reconstruct_lp129_buf132__lp_8_m_merged_1_reconstruct_lp129_buf132_ld454__p__7_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged2710_read_bundle_read(merged_1_reconstruct_lp129_buf132/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_ld454_cu2709(merged_1_reconstruct_lp129_buf132__lp_8_m_merged_1_reconstruct_lp129_buf132_ld454__p__7_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value);
	// Produce: merged_1_reconstruct_lp129_buf132_to_gp_28453
	merged_1_reconstruct_lp129_buf132_to_gp_28453.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129131_merged2687(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_FIFO_buf617
	auto merged_1_FIFO_buf617__lp_8_m_merged_1_reconstruct_lp129131__p__7_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged2687_read_bundle_read(merged_1_FIFO_buf617/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	auto merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_8_m_merged_1_reconstruct_lp129131__p__7_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged2687_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129131_cu2685(merged_1_FIFO_buf617__lp_8_m_merged_1_reconstruct_lp129131__p__7_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_8_m_merged_1_reconstruct_lp129131__p__7_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged2687_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_to_gp_13449, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_reconstruct_lp129_buf132_to_gp_28453) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_FIFO_buf617_cache merged_1_FIFO_buf617;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_cache merged_1_reconstruct_lp129_buf132;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { merged_1_reconstruct_lp129131_merged2687[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_1_reconstruct_lp129131_merged2687(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-105 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_1_to_gp_13449_ld618_merged2846[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_1_to_gp_13449_ld618_merged2846(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-96 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_ld454_merged2710[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_1_reconstruct_lp129_buf132_ld454_merged2710(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-106 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-104 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 130 and 104 <= i3 <= 106; [0, i1, i2, 96] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_to_gp_13449_ld618_merged2846(merged_1_to_gp_13449 /* buf name */, merged_1_FIFO_buf617, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged2730(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129131_merged2687(merged_1_FIFO_buf617 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637 /* buf name */, merged_1_reconstruct_lp129_buf132, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_ld454_merged2710(merged_1_reconstruct_lp129_buf132 /* buf name */, merged_1_reconstruct_lp129_buf132_to_gp_28453, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_2_to_gp_14461_ld630_merged2704(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_to_gp_14461, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_to_gp_14461
	auto merged_2_to_gp_14461__lp_4_m_merged_2_to_gp_14461_ld630__p__3_rp__c____merged_2_to_gp_14461_ld631_value = merged_2_to_gp_14461.read();
	auto compute_result = merged_2_to_gp_14461_ld630_cu2703(merged_2_to_gp_14461__lp_4_m_merged_2_to_gp_14461_ld630__p__3_rp__c____merged_2_to_gp_14461_ld631_value);
	// Produce: merged_2_FIFO_buf629
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged2704_write_bundle_write(/* arg names */compute_result, merged_2_FIFO_buf629, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120122_merged2682(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_FIFO_buf629
	auto merged_2_FIFO_buf629__lp_4_m_merged_2_reconstruct_lp120122__p__3_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged2682_read_bundle_read(merged_2_FIFO_buf629/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_3_us124_FIFO_buf645
	auto merged_3_us124_FIFO_buf645__lp_4_m_merged_2_reconstruct_lp120122__p__3_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged2682_read_bundle_read(merged_3_us124_FIFO_buf645/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120122_cu2680(merged_2_FIFO_buf629__lp_4_m_merged_2_reconstruct_lp120122__p__3_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value, merged_3_us124_FIFO_buf645__lp_4_m_merged_2_reconstruct_lp120122__p__3_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged2682_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_ld466_merged2708(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_reconstruct_lp120_buf123_to_gp_29465, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123
	auto merged_2_reconstruct_lp120_buf123__lp_4_m_merged_2_reconstruct_lp120_buf123_ld466__p__3_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged2708_read_bundle_read(merged_2_reconstruct_lp120_buf123/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120_buf123_ld466_cu2707(merged_2_reconstruct_lp120_buf123__lp_4_m_merged_2_reconstruct_lp120_buf123_ld466__p__3_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value);
	// Produce: merged_2_reconstruct_lp120_buf123_to_gp_29465
	merged_2_reconstruct_lp120_buf123_to_gp_29465.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_3_us124_to_gp_14477_ld646_merged2858(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_3_us124_to_gp_14477, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124_to_gp_14477
	auto merged_3_us124_to_gp_14477__lp_4_m_merged_3_us124_to_gp_14477_ld646__p__3_rp__c____merged_3_us124_to_gp_14477_ld647_value = merged_3_us124_to_gp_14477.read();
	auto compute_result = merged_3_us124_to_gp_14477_ld646_cu2857(merged_3_us124_to_gp_14477__lp_4_m_merged_3_us124_to_gp_14477_ld646__p__3_rp__c____merged_3_us124_to_gp_14477_ld647_value);
	// Produce: merged_3_us124_FIFO_buf645
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged2858_write_bundle_write(/* arg names */compute_result, merged_3_us124_FIFO_buf645, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_to_gp_14461, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_3_us124_to_gp_14477, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_reconstruct_lp120_buf123_to_gp_29465) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_FIFO_buf629_cache merged_2_FIFO_buf629;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_cache merged_2_reconstruct_lp120_buf123;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_FIFO_buf645_cache merged_3_us124_FIFO_buf645;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127; merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127; merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127; merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { merged_2_reconstruct_lp120122_merged2682[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_2_reconstruct_lp120122_merged2682(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-99 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_ld466_merged2708[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_2_reconstruct_lp120_buf123_ld466_merged2708(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-100 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_2_to_gp_14461_ld630_merged2704[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_2_to_gp_14461_ld630_merged2704(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-97 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_3_us124_to_gp_14477_ld646_merged2858[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_3_us124_to_gp_14477_ld646_merged2858(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-98 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 and 97 <= i3 <= 100 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_to_gp_14461_ld630_merged2704(merged_2_to_gp_14461 /* buf name */, merged_2_FIFO_buf629, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_3_us124_to_gp_14477_ld646_merged2858(merged_3_us124_to_gp_14477 /* buf name */, merged_3_us124_FIFO_buf645, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120122_merged2682(merged_2_FIFO_buf629 /* buf name */, merged_3_us124_FIFO_buf645 /* buf name */, merged_2_reconstruct_lp120_buf123, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_ld466_merged2708(merged_2_reconstruct_lp120_buf123 /* buf name */, merged_2_reconstruct_lp120_buf123_to_gp_29465, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_3_buf24_to_gp_15345_ld514_merged2840(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_15345
	auto gp_in0_3_buf24_to_gp_15345__lp_2_m_gp_in0_3_buf24_to_gp_15345_ld514__p__1_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value = gp_in0_3_buf24_to_gp_15345.read();
	auto compute_result = gp_in0_3_buf24_to_gp_15345_ld514_cu2839(gp_in0_3_buf24_to_gp_15345__lp_2_m_gp_in0_3_buf24_to_gp_15345_ld514__p__1_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value);
	// Produce: gp_in0_3_buf24_FIFO_buf513
	gp_in0_3_buf24_FIFO_buf513_gp_in0_3_buf24_to_gp_15345_ld514_merged2840_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_FIFO_buf513, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, merged_3_cache& merged_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf513
	auto gp_in0_3_buf24_FIFO_buf513__lp_2_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__1_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read_bundle_read(gp_in0_3_buf24_FIFO_buf513/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_FIFO_buf557
	auto gp_in1_3_buf72_FIFO_buf557__lp_2_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__1_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_read_bundle_read(gp_in1_3_buf72_FIFO_buf557/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_cu2866(gp_in0_3_buf24_FIFO_buf513__lp_2_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__1_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value, gp_in1_3_buf72_FIFO_buf557__lp_2_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__1_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value);
	// Produce: merged_3
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868_write_bundle_write(/* arg names */compute_result, merged_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_3_ld474_merged2832(merged_3_cache& merged_3, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_3_to_gp_30473, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3
	auto merged_3__lp_2_m_merged_3_ld474__p__1_rp__c____merged_3_ld475_value = merged_3_merged_3_ld474_merged2832_read_bundle_read(merged_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_3_ld474_cu2831(merged_3__lp_2_m_merged_3_ld474__p__1_rp__c____merged_3_ld475_value);
	// Produce: merged_3_to_gp_30473
	merged_3_to_gp_30473.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_to_gp_15389_ld558_merged2750(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_15389
	auto gp_in1_3_buf72_to_gp_15389__lp_2_m_gp_in1_3_buf72_to_gp_15389_ld558__p__1_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value = gp_in1_3_buf72_to_gp_15389.read();
	auto compute_result = gp_in1_3_buf72_to_gp_15389_ld558_cu2749(gp_in1_3_buf72_to_gp_15389__lp_2_m_gp_in1_3_buf72_to_gp_15389_ld558__p__1_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value);
	// Produce: gp_in1_3_buf72_FIFO_buf557
	gp_in1_3_buf72_FIFO_buf557_gp_in1_3_buf72_to_gp_15389_ld558_merged2750_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_FIFO_buf557, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_3_to_gp_30473) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf513_cache gp_in0_3_buf24_FIFO_buf513;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf557_cache gp_in1_3_buf72_FIFO_buf557;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_cache merged_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_3_buf24_to_gp_15345_ld514_merged2840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 127; pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in1_3_buf72_to_gp_15389_ld558_merged2750[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 127; merged_3_ld474_merged2832[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 83] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
//   { gp_in0_3_buf24_to_gp_15345_ld514_merged2840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_to_gp_15345_ld514_merged2840(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-67 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-72 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_to_gp_15389_ld558_merged2750[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_to_gp_15389_ld558_merged2750(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-61 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_3_ld474_merged2832[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 83] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for merged_3_ld474_merged2832(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-83 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 83] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 72] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 67] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 61] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2054; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          gp_in1_3_buf72_to_gp_15389_ld558_merged2750(gp_in1_3_buf72_to_gp_15389 /* buf name */, gp_in1_3_buf72_FIFO_buf557, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          gp_in0_3_buf24_to_gp_15345_ld514_merged2840(gp_in0_3_buf24_to_gp_15345 /* buf name */, gp_in0_3_buf24_FIFO_buf513, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118_merged2868(gp_in0_3_buf24_FIFO_buf513 /* buf name */, gp_in1_3_buf72_FIFO_buf557 /* buf name */, merged_3, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          merged_3_ld474_merged2832(merged_3 /* buf name */, merged_3_to_gp_30473, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_in0_oc02_merged2863(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in0_oc, in0_cache& in0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc__lp__lp_16_m_pw_math_in0_oc02__p__15_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value = in0_oc.read();
	auto compute_result = pw_math_in0_oc02_cu2861(in0_oc__lp__lp_16_m_pw_math_in0_oc02__p__15_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value);
	// Produce: in0
	in0_pw_math_in0_oc02_merged2863_write_bundle_write(/* arg names */compute_result, in0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld406_merged2738(in0_cache& in0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in0_to_gp_6405, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp__lp_16_m_in0_ld406__p__15_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value = in0_in0_ld406_merged2738_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld406_cu2737(in0__lp__lp_16_m_in0_ld406__p__15_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value);
	// Produce: in0_to_gp_6405
	in0_to_gp_6405.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld402_merged2794(in0_cache& in0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in0_to_gp_0401, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp_16_m_in0_ld402__p__15_rp__c____in0_ld403_value = in0_in0_ld402_merged2794_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld402_cu2793(in0__lp_16_m_in0_ld402__p__15_rp__c____in0_ld403_value);
	// Produce: in0_to_gp_0401
	in0_to_gp_0401.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in0_to_gp_0401, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in0_to_gp_6405) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134; in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
//   { pw_math_in0_oc02_merged2863[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for pw_math_in0_oc02_merged2863(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in0_ld406_merged2738[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 6] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for in0_ld406_merged2738(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((128 + -1*i2)) >= 0)))
//   { in0_ld402_merged2794[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for in0_ld402_merged2794(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 10] : 0 <= i1 <= 2054 and 0 <= i2 <= 134; [0, i1, i2, 6] : 7 <= i1 <= 2054 and 0 < i2 <= 128; [0, i1, i2, 5] : 0 <= i1 <= 2054 and 0 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_in0_oc02_merged2863(in0_oc /* buf name */, in0, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and 0 < i2 <= 128 }
	        // { [i0, i1, i2] : i1 >= 7 and 0 < i2 <= 128 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	          // { [i0, i1, i2] : 128 - i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((128 + -1*i2)) >= 0)))) {
	          in0_ld406_merged2738(in0 /* buf name */, in0_to_gp_6405, 0, ((-7 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in0_ld402_merged2794(in0 /* buf name */, in0_to_gp_0401, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_in1_oc46_merged2693(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in1_oc, in1_cache& in1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc__lp__lp_16_m_pw_math_in1_oc46__p__15_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value = in1_oc.read();
	auto compute_result = pw_math_in1_oc46_cu2691(in1_oc__lp__lp_16_m_pw_math_in1_oc46__p__15_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value);
	// Produce: in1
	in1_pw_math_in1_oc46_merged2693_write_bundle_write(/* arg names */compute_result, in1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld410_merged2796(in1_cache& in1, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in1_to_gp_3409, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp_16_m_in1_ld410__p__15_rp__c____in1_ld411_value = in1_in1_ld410_merged2796_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld410_cu2795(in1__lp_16_m_in1_ld410__p__15_rp__c____in1_ld411_value);
	// Produce: in1_to_gp_3409
	in1_to_gp_3409.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld414_merged2798(in1_cache& in1, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in1_to_gp_9413, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp__lp_16_m_in1_ld414__p__15_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value = in1_in1_ld414_merged2798_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld414_cu2797(in1__lp__lp_16_m_in1_ld414__p__15_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value);
	// Produce: in1_to_gp_9413
	in1_to_gp_9413.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in1_to_gp_3409, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in1_to_gp_9413) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134; in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
//   { pw_math_in1_oc46_merged2693[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for pw_math_in1_oc46_merged2693(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in1_ld414_merged2798[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for in1_ld414_merged2798(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((128 + -1*i2)) >= 0)))
//   { in1_ld410_merged2796[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for in1_ld410_merged2796(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 2054 and 0 <= i2 <= 134 and 0 <= i3 <= 1; [0, i1, i2, 2] : 8 <= i1 <= 2055 and 0 < i2 <= 128 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2055; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          pw_math_in1_oc46_merged2693(in1_oc /* buf name */, in1, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in1_ld410_merged2796(in1 /* buf name */, in1_to_gp_3409, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and 0 < i2 <= 128 }
	        // { [i0, i1, i2] : i1 >= 8 and 0 < i2 <= 128 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	          // { [i0, i1, i2] : 128 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((128 + -1*i2)) >= 0)))) {
	          in1_ld414_merged2798(in1 /* buf name */, in1_to_gp_9413, 0, ((-8 + 1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_0_buf52_to_gp_18417_ld586_merged2726(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */lp_in0_0_buf52_to_gp_18417, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_to_gp_18417
	auto lp_in0_0_buf52_to_gp_18417__lp_16_m_lp_in0_0_buf52_to_gp_18417_ld586__p__15_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value = lp_in0_0_buf52_to_gp_18417.read();
	auto compute_result = lp_in0_0_buf52_to_gp_18417_ld586_cu2725(lp_in0_0_buf52_to_gp_18417__lp_16_m_lp_in0_0_buf52_to_gp_18417_ld586__p__15_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value);
	// Produce: lp_in0_0_buf52_FIFO_buf585
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged2726_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52_FIFO_buf585, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_to_gp_18429_ld598_merged2854(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */lp_in1_0_buf100_to_gp_18429, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100_to_gp_18429
	auto lp_in1_0_buf100_to_gp_18429__lp_16_m_lp_in1_0_buf100_to_gp_18429_ld598__p__15_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value = lp_in1_0_buf100_to_gp_18429.read();
	auto compute_result = lp_in1_0_buf100_to_gp_18429_ld598_cu2853(lp_in1_0_buf100_to_gp_18429__lp_16_m_lp_in1_0_buf100_to_gp_18429_ld598__p__15_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value);
	// Produce: lp_in1_0_buf100_FIFO_buf597
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged2854_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100_FIFO_buf597, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_ld442_merged2804(merged_0_cache& merged_0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_0_to_gp_12441, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0
	auto merged_0__lp_16_m_merged_0_ld442__p__15_rp__c____merged_0_ld443_value = merged_0_merged_0_ld442_merged2804_read_bundle_read(merged_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_ld442_cu2803(merged_0__lp_16_m_merged_0_ld442__p__15_rp__c____merged_0_ld443_value);
	// Produce: merged_0_to_gp_12441
	merged_0_to_gp_12441.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, merged_0_cache& merged_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_FIFO_buf585
	auto lp_in0_0_buf52_FIFO_buf585__lp_16_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__15_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read_bundle_read(lp_in0_0_buf52_FIFO_buf585/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_0_buf100_FIFO_buf597
	auto lp_in1_0_buf100_FIFO_buf597__lp_16_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__15_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_read_bundle_read(lp_in1_0_buf100_FIFO_buf597/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_cu2915(lp_in0_0_buf52_FIFO_buf585__lp_16_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__15_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value, lp_in1_0_buf100_FIFO_buf597__lp_16_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__15_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value);
	// Produce: merged_0
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917_write_bundle_write(/* arg names */compute_result, merged_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */lp_in0_0_buf52_to_gp_18417, HWStream<hw_uint<512> >& /* get_args num ports = 16 */lp_in1_0_buf100_to_gp_18429, HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_0_to_gp_12441) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_FIFO_buf585_cache lp_in0_0_buf52_FIFO_buf585;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_FIFO_buf597_cache lp_in1_0_buf100_FIFO_buf597;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_cache merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { lp_in0_0_buf52_to_gp_18417_ld586_merged2726[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in0_0_buf52_to_gp_18417_ld586_merged2726(((((-53 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_to_gp_18429_ld598_merged2854[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in1_0_buf100_to_gp_18429_ld598_merged2854(((((-70 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { merged_0_ld442_merged2804[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 80] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_0_ld442_merged2804(((((-80 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 77] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917(((((-77 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 80] : 8 <= i1 <= 2055 and 3 <= i2 <= 130; [0, i1, i2, 77] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 70] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 53] : 8 <= i1 <= 2055 and 2 <= i2 <= 129 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 129 }
	        // { [i0, i1, i2] : i2 <= 129 }
	          // { [i0, i1, i2] : 129 - i2 >= 0 }
	        if ((((((129 + -1*i2)) >= 0)))) {
	          lp_in0_0_buf52_to_gp_18417_ld586_merged2726(lp_in0_0_buf52_to_gp_18417 /* buf name */, lp_in0_0_buf52_FIFO_buf585, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 129 }
	        // { [i0, i1, i2] : i2 <= 129 }
	          // { [i0, i1, i2] : 129 - i2 >= 0 }
	        if ((((((129 + -1*i2)) >= 0)))) {
	          lp_in1_0_buf100_to_gp_18429_ld598_merged2854(lp_in1_0_buf100_to_gp_18429 /* buf name */, lp_in1_0_buf100_FIFO_buf597, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 129 }
	        // { [i0, i1, i2] : i2 <= 129 }
	          // { [i0, i1, i2] : 129 - i2 >= 0 }
	        if ((((((129 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged2917(lp_in0_0_buf52_FIFO_buf585 /* buf name */, lp_in1_0_buf100_FIFO_buf597 /* buf name */, merged_0, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 3 }
	        // { [i0, i1, i2] : i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i2)) >= 0)))) {
	          merged_0_ld442_merged2804(merged_0 /* buf name */, merged_0_to_gp_12441, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_ld450_merged2746(merged_1_cache& merged_1, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_to_gp_13449, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1
	auto merged_1__lp_8_m_merged_1_ld450__p__7_rp__c____merged_1_ld451_value = merged_1_merged_1_ld450_merged2746_read_bundle_read(merged_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_ld450_cu2745(merged_1__lp_8_m_merged_1_ld450__p__7_rp__c____merged_1_ld451_value);
	// Produce: merged_1_to_gp_13449
	merged_1_to_gp_13449.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_1_buf92_to_gp_19433_ld602_merged2852(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in1_1_buf92_to_gp_19433, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92_to_gp_19433
	auto lp_in1_1_buf92_to_gp_19433__lp_8_m_lp_in1_1_buf92_to_gp_19433_ld602__p__7_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value = lp_in1_1_buf92_to_gp_19433.read();
	auto compute_result = lp_in1_1_buf92_to_gp_19433_ld602_cu2851(lp_in1_1_buf92_to_gp_19433__lp_8_m_lp_in1_1_buf92_to_gp_19433_ld602__p__7_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value);
	// Produce: lp_in1_1_buf92_FIFO_buf601
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged2852_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92_FIFO_buf601, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_1_buf44_to_gp_19421_ld590_merged2728(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in0_1_buf44_to_gp_19421, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_to_gp_19421
	auto lp_in0_1_buf44_to_gp_19421__lp_8_m_lp_in0_1_buf44_to_gp_19421_ld590__p__7_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value = lp_in0_1_buf44_to_gp_19421.read();
	auto compute_result = lp_in0_1_buf44_to_gp_19421_ld590_cu2727(lp_in0_1_buf44_to_gp_19421__lp_8_m_lp_in0_1_buf44_to_gp_19421_ld590__p__7_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value);
	// Produce: lp_in0_1_buf44_FIFO_buf589
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged2728_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44_FIFO_buf589, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, merged_1_cache& merged_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_FIFO_buf589
	auto lp_in0_1_buf44_FIFO_buf589__lp_8_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__7_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read_bundle_read(lp_in0_1_buf44_FIFO_buf589/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_1_buf92_FIFO_buf601
	auto lp_in1_1_buf92_FIFO_buf601__lp_8_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__7_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_read_bundle_read(lp_in1_1_buf92_FIFO_buf601/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_cu2912(lp_in0_1_buf44_FIFO_buf589__lp_8_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__7_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value, lp_in1_1_buf92_FIFO_buf601__lp_8_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__7_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value);
	// Produce: merged_1
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914_write_bundle_write(/* arg names */compute_result, merged_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in0_1_buf44_to_gp_19421, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in1_1_buf92_to_gp_19433, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_to_gp_13449) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_FIFO_buf589_cache lp_in0_1_buf44_FIFO_buf589;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_FIFO_buf601_cache lp_in1_1_buf92_FIFO_buf601;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_cache merged_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { merged_1_ld450_merged2746[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_1_ld450_merged2746(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-91 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 87] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-87 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in1_1_buf92_to_gp_19433_ld602_merged2852[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in1_1_buf92_to_gp_19433_ld602_merged2852(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-74 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_to_gp_19421_ld590_merged2728[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in0_1_buf44_to_gp_19421_ld590_merged2728(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-85 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 91] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 87] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 85] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 74] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_1_buf92_to_gp_19433_ld602_merged2852(lp_in1_1_buf92_to_gp_19433 /* buf name */, lp_in1_1_buf92_FIFO_buf601, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in0_1_buf44_to_gp_19421_ld590_merged2728(lp_in0_1_buf44_to_gp_19421 /* buf name */, lp_in0_1_buf44_FIFO_buf589, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged2914(lp_in0_1_buf44_FIFO_buf589 /* buf name */, lp_in1_1_buf92_FIFO_buf601 /* buf name */, merged_1, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_ld450_merged2746(merged_1 /* buf name */, merged_1_to_gp_13449, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_3_buf24_ld350_merged2784(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_to_gp_24349, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_2_m_gp_in0_3_buf24_ld350__p__1_rp__c____gp_in0_3_buf24_ld351_value = gp_in0_3_buf24_gp_in0_3_buf24_ld350_merged2784_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_3_buf24_ld350_cu2783(gp_in0_3_buf24__lp_2_m_gp_in0_3_buf24_ld350__p__1_rp__c____gp_in0_3_buf24_ld351_value);
	// Produce: gp_in0_3_buf24_to_gp_24349
	gp_in0_3_buf24_to_gp_24349.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_326_merged2908(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, gp_in0_3_buf24_cache& gp_in0_3_buf24, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf497
	auto gp_in0_2_buf16_FIFO_buf497_2_m__lp_2_m_gp_in0_326__p__1_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged2908_read_bundle_read(gp_in0_2_buf16_FIFO_buf497/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_326_cu2906(gp_in0_2_buf16_FIFO_buf497_2_m__lp_2_m_gp_in0_326__p__1_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value);
	// Produce: gp_in0_3_buf24
	gp_in0_3_buf24_gp_in0_326_merged2908_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_3_buf24_ld346_merged2786(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_to_gp_15345, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_2_m_gp_in0_3_buf24_ld346__p__1_rp__c____gp_in0_3_buf24_ld347_value = gp_in0_3_buf24_gp_in0_3_buf24_ld346_merged2786_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_3_buf24_ld346_cu2785(gp_in0_3_buf24__lp_2_m_gp_in0_3_buf24_ld346__p__1_rp__c____gp_in0_3_buf24_ld347_value);
	// Produce: gp_in0_3_buf24_to_gp_15345
	gp_in0_3_buf24_to_gp_15345.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_to_gp_2329_ld498_merged2810(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_2329
	auto gp_in0_2_buf16_to_gp_2329__lp_4_m_gp_in0_2_buf16_to_gp_2329_ld498__p__3_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value = gp_in0_2_buf16_to_gp_2329.read();
	auto compute_result = gp_in0_2_buf16_to_gp_2329_ld498_cu2809(gp_in0_2_buf16_to_gp_2329__lp_4_m_gp_in0_2_buf16_to_gp_2329_ld498__p__3_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value);
	// Produce: gp_in0_2_buf16_FIFO_buf497
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged2810_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf497, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_to_gp_24349) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf497_cache gp_in0_2_buf16_FIFO_buf497;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_cache gp_in0_3_buf24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131; gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in0_3_buf24_ld346_merged2786[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in0_3_buf24_ld350_merged2784[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
//   { gp_in0_2_buf16_to_gp_2329_ld498_merged2810[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in0_2_buf16_to_gp_2329_ld498_merged2810(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))
//   { gp_in0_326_merged2908[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in0_326_merged2908(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-51 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_ld346_merged2786[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_ld346_merged2786(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-63 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_ld350_merged2784[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_ld350_merged2784(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-56 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 63] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 56] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 51] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 46] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 133; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_2329_ld498_merged2810(gp_in0_2_buf16_to_gp_2329 /* buf name */, gp_in0_2_buf16_FIFO_buf497, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_326_merged2908(gp_in0_2_buf16_FIFO_buf497 /* buf name */, gp_in0_3_buf24, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_3_buf24_ld350_merged2784(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_24349, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in0_3_buf24_ld346_merged2786(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_15345, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_2_buf36_to_gp_20425_ld594_merged2850(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_2_buf36_to_gp_20425, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_to_gp_20425
	auto lp_in0_2_buf36_to_gp_20425__lp_4_m_lp_in0_2_buf36_to_gp_20425_ld594__p__3_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value = lp_in0_2_buf36_to_gp_20425.read();
	auto compute_result = lp_in0_2_buf36_to_gp_20425_ld594_cu2849(lp_in0_2_buf36_to_gp_20425__lp_4_m_lp_in0_2_buf36_to_gp_20425_ld594__p__3_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value);
	// Produce: lp_in0_2_buf36_FIFO_buf593
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged2850_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36_FIFO_buf593, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, merged_2_cache& merged_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_FIFO_buf593
	auto lp_in0_2_buf36_FIFO_buf593__lp_4_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__3_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read_bundle_read(lp_in0_2_buf36_FIFO_buf593/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_2_buf84_FIFO_buf605
	auto lp_in1_2_buf84_FIFO_buf605__lp_4_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__3_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_read_bundle_read(lp_in1_2_buf84_FIFO_buf605/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_cu2924(lp_in0_2_buf36_FIFO_buf593__lp_4_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__3_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value, lp_in1_2_buf84_FIFO_buf605__lp_4_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__3_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value);
	// Produce: merged_2
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926_write_bundle_write(/* arg names */compute_result, merged_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_ld462_merged2828(merged_2_cache& merged_2, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_to_gp_14461, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2
	auto merged_2__lp_4_m_merged_2_ld462__p__3_rp__c____merged_2_ld463_value = merged_2_merged_2_ld462_merged2828_read_bundle_read(merged_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_ld462_cu2827(merged_2__lp_4_m_merged_2_ld462__p__3_rp__c____merged_2_ld463_value);
	// Produce: merged_2_to_gp_14461
	merged_2_to_gp_14461.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_2_buf84_to_gp_20437_ld606_merged2872(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_2_buf84_to_gp_20437, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84_to_gp_20437
	auto lp_in1_2_buf84_to_gp_20437__lp_4_m_lp_in1_2_buf84_to_gp_20437_ld606__p__3_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value = lp_in1_2_buf84_to_gp_20437.read();
	auto compute_result = lp_in1_2_buf84_to_gp_20437_ld606_cu2871(lp_in1_2_buf84_to_gp_20437__lp_4_m_lp_in1_2_buf84_to_gp_20437_ld606__p__3_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value);
	// Produce: lp_in1_2_buf84_FIFO_buf605
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged2872_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84_FIFO_buf605, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_2_buf36_to_gp_20425, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_2_buf84_to_gp_20437, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_to_gp_14461) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_FIFO_buf593_cache lp_in0_2_buf36_FIFO_buf593;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_FIFO_buf605_cache lp_in1_2_buf84_FIFO_buf605;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_cache merged_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127; pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127; lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127; merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { lp_in1_2_buf84_to_gp_20437_ld606_merged2872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 78] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in1_2_buf84_to_gp_20437_ld606_merged2872(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-78 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-93 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in0_2_buf36_to_gp_20425_ld594_merged2850[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in0_2_buf36_to_gp_20425_ld594_merged2850(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-92 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_2_ld462_merged2828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_2_ld462_merged2828(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-94 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 and 92 <= i3 <= 94; [0, i1, i2, 78] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_2_buf84_to_gp_20437_ld606_merged2872(lp_in1_2_buf84_to_gp_20437 /* buf name */, lp_in1_2_buf84_FIFO_buf605, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_2_buf36_to_gp_20425_ld594_merged2850(lp_in0_2_buf36_to_gp_20425 /* buf name */, lp_in0_2_buf36_FIFO_buf593, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged2926(lp_in0_2_buf36_FIFO_buf593 /* buf name */, lp_in1_2_buf84_FIFO_buf605 /* buf name */, merged_2, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_ld462_merged2828(merged_2 /* buf name */, merged_2_to_gp_14461, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */out, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	auto merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_16_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__15_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_merged_0_reconstruct_lp138_buf141147149_cu2880(merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_16_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__15_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_0_reconstruct_lp138_buf141_to_gp_21445, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_to_gp_21445
	auto merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_16_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__15_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value = merged_0_reconstruct_lp138_buf141_to_gp_21445.read();
	auto compute_result = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_cu2859(merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_16_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__15_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value);
	// Produce: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141_FIFO_buf613, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_0_reconstruct_lp138_buf141_to_gp_21445, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882(((((-114 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860(((((-113 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 3 <= i2 <= 130 and 113 <= i3 <= 114 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged2860(merged_0_reconstruct_lp138_buf141_to_gp_21445 /* buf name */, merged_0_reconstruct_lp138_buf141_FIFO_buf613, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882(merged_0_reconstruct_lp138_buf141_FIFO_buf613 /* buf name */, out, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us_gp_in0_1_buf850_merged2905(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf485
	auto gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_16_m_us_gp_in0_1_buf850__p__15_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged2905_read_bundle_read(gp_in0_1_buf8_FIFO_buf485/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_1_buf850_cu2904(gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_16_m_us_gp_in0_1_buf850__p__15_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value);
	// Produce: gp_in0_1_buf8_us48
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged2905_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_ld326_merged2762(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */gp_in0_1_buf8_us48_to_gp_6325, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48
	auto gp_in0_1_buf8_us48__lp_16_m_gp_in0_1_buf8_us48_ld326__p__15_rp__c____gp_in0_1_buf8_us48_ld327_value = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged2762_read_bundle_read(gp_in0_1_buf8_us48/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_us48_ld326_cu2761(gp_in0_1_buf8_us48__lp_16_m_gp_in0_1_buf8_us48_ld326__p__15_rp__c____gp_in0_1_buf8_us48_ld327_value);
	// Produce: gp_in0_1_buf8_us48_to_gp_6325
	gp_in0_1_buf8_us48_to_gp_6325.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_to_gp_22317_ld486_merged2808(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_22317
	auto gp_in0_1_buf8_to_gp_22317__lp__lp_8_m_gp_in0_1_buf8_to_gp_22317_ld486__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value = gp_in0_1_buf8_to_gp_22317.read();
	auto compute_result = gp_in0_1_buf8_to_gp_22317_ld486_cu2807(gp_in0_1_buf8_to_gp_22317__lp__lp_8_m_gp_in0_1_buf8_to_gp_22317_ld486__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf485
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged2808_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf485, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<512> >& /* get_args num ports = 16 */gp_in0_1_buf8_us48_to_gp_6325) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf485_cache gp_in0_1_buf8_FIFO_buf485;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_cache gp_in0_1_buf8_us48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { gp_in0_1_buf8_to_gp_22317_ld486_merged2808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 20] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_to_gp_22317_ld486_merged2808(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { us_gp_in0_1_buf850_merged2905[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 25] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for us_gp_in0_1_buf850_merged2905(((((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_ld326_merged2762[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_us48_ld326_merged2762(((((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 30] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 25] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 20] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 129; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_22317_ld486_merged2808(gp_in0_1_buf8_to_gp_22317 /* buf name */, gp_in0_1_buf8_FIFO_buf485, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in0_1_buf850_merged2905(gp_in0_1_buf8_FIFO_buf485 /* buf name */, gp_in0_1_buf8_us48, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in0_1_buf8_us48_ld326_merged2762(gp_in0_1_buf8_us48 /* buf name */, gp_in0_1_buf8_us48_to_gp_6325, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_to_gp_23333_ld502_merged2826(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_23333
	auto gp_in0_2_buf16_to_gp_23333__lp__lp_4_m_gp_in0_2_buf16_to_gp_23333_ld502__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value = gp_in0_2_buf16_to_gp_23333.read();
	auto compute_result = gp_in0_2_buf16_to_gp_23333_ld502_cu2825(gp_in0_2_buf16_to_gp_23333__lp__lp_4_m_gp_in0_2_buf16_to_gp_23333_ld502__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value);
	// Produce: gp_in0_2_buf16_FIFO_buf501
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged2826_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf501, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_2_buf1642_merged2923(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf501
	auto gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_8_m_us_gp_in0_2_buf1642__p__7_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged2923_read_bundle_read(gp_in0_2_buf16_FIFO_buf501/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_2_buf1642_cu2922(gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_8_m_us_gp_in0_2_buf1642__p__7_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value);
	// Produce: gp_in0_2_buf16_us40
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged2923_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_us40_ld342_merged2782(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_2_buf16_us40_to_gp_7341, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40
	auto gp_in0_2_buf16_us40__lp_8_m_gp_in0_2_buf16_us40_ld342__p__7_rp__c____gp_in0_2_buf16_us40_ld343_value = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged2782_read_bundle_read(gp_in0_2_buf16_us40/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_us40_ld342_cu2781(gp_in0_2_buf16_us40__lp_8_m_gp_in0_2_buf16_us40_ld342__p__7_rp__c____gp_in0_2_buf16_us40_ld343_value);
	// Produce: gp_in0_2_buf16_us40_to_gp_7341
	gp_in0_2_buf16_us40_to_gp_7341.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_2_buf16_us40_to_gp_7341) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf501_cache gp_in0_2_buf16_FIFO_buf501;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_cache gp_in0_2_buf16_us40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127; us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { gp_in0_2_buf16_us40_ld342_merged2782[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_us40_ld342_merged2782(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-73 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_to_gp_23333_ld502_merged2826[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 52] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_to_gp_23333_ld502_merged2826(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-52 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { us_gp_in0_2_buf1642_merged2923[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for us_gp_in0_2_buf1642_merged2923(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-69 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 73] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 69] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 52] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_23333_ld502_merged2826(gp_in0_2_buf16_to_gp_23333 /* buf name */, gp_in0_2_buf16_FIFO_buf501, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in0_2_buf1642_merged2923(gp_in0_2_buf16_FIFO_buf501 /* buf name */, gp_in0_2_buf16_us40, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_2_buf16_us40_ld342_merged2782(gp_in0_2_buf16_us40 /* buf name */, gp_in0_2_buf16_us40_to_gp_7341, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_3_buf24_us32_ld354_merged2780(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_3_buf24_us32_to_gp_8353, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32
	auto gp_in0_3_buf24_us32__lp_4_m_gp_in0_3_buf24_us32_ld354__p__3_rp__c____gp_in0_3_buf24_us32_ld355_value = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged2780_read_bundle_read(gp_in0_3_buf24_us32/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_3_buf24_us32_ld354_cu2779(gp_in0_3_buf24_us32__lp_4_m_gp_in0_3_buf24_us32_ld354__p__3_rp__c____gp_in0_3_buf24_us32_ld355_value);
	// Produce: gp_in0_3_buf24_us32_to_gp_8353
	gp_in0_3_buf24_us32_to_gp_8353.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_3_buf2434_merged2921(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf517
	auto gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_4_m_us_gp_in0_3_buf2434__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged2921_read_bundle_read(gp_in0_3_buf24_FIFO_buf517/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_3_buf2434_cu2920(gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_4_m_us_gp_in0_3_buf2434__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value);
	// Produce: gp_in0_3_buf24_us32
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged2921_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_us32, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_3_buf24_to_gp_24349_ld518_merged2812(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_24349
	auto gp_in0_3_buf24_to_gp_24349__lp_2_m_gp_in0_3_buf24_to_gp_24349_ld518__p__1_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value = gp_in0_3_buf24_to_gp_24349.read();
	auto compute_result = gp_in0_3_buf24_to_gp_24349_ld518_cu2811(gp_in0_3_buf24_to_gp_24349__lp_2_m_gp_in0_3_buf24_to_gp_24349_ld518__p__1_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value);
	// Produce: gp_in0_3_buf24_FIFO_buf517
	gp_in0_3_buf24_FIFO_buf517_gp_in0_3_buf24_to_gp_24349_ld518_merged2812_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_FIFO_buf517, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_to_gp_24349, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_3_buf24_us32_to_gp_8353) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf517_cache gp_in0_3_buf24_FIFO_buf517;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_cache gp_in0_3_buf24_us32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127; us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
//   { gp_in0_3_buf24_us32_ld354_merged2780[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_us32_ld354_merged2780(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-75 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { us_gp_in0_3_buf2434_merged2921[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for us_gp_in0_3_buf2434_merged2921(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-66 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_to_gp_24349_ld518_merged2812[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_to_gp_24349_ld518_merged2812(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-64 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 75] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 66] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 64] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          gp_in0_3_buf24_to_gp_24349_ld518_merged2812(gp_in0_3_buf24_to_gp_24349 /* buf name */, gp_in0_3_buf24_FIFO_buf517, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_gp_in0_3_buf2434_merged2921(gp_in0_3_buf24_FIFO_buf517 /* buf name */, gp_in0_3_buf24_us32, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_3_buf24_us32_ld354_merged2780(gp_in0_3_buf24_us32 /* buf name */, gp_in0_3_buf24_us32_to_gp_8353, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_25361_ld530_merged2718(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_25361
	auto gp_in1_1_buf56_to_gp_25361__lp__lp_8_m_gp_in1_1_buf56_to_gp_25361_ld530__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value = gp_in1_1_buf56_to_gp_25361.read();
	auto compute_result = gp_in1_1_buf56_to_gp_25361_ld530_cu2717(gp_in1_1_buf56_to_gp_25361__lp__lp_8_m_gp_in1_1_buf56_to_gp_25361_ld530__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf529
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged2718_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf529, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_1_buf5698_merged2895(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf529
	auto gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_16_m_us_gp_in1_1_buf5698__p__15_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged2895_read_bundle_read(gp_in1_1_buf56_FIFO_buf529/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_1_buf5698_cu2894(gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_16_m_us_gp_in1_1_buf5698__p__15_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value);
	// Produce: gp_in1_1_buf56_us96
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged2895_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_ld370_merged2790(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */gp_in1_1_buf56_us96_to_gp_9369, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96
	auto gp_in1_1_buf56_us96__lp_16_m_gp_in1_1_buf56_us96_ld370__p__15_rp__c____gp_in1_1_buf56_us96_ld371_value = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged2790_read_bundle_read(gp_in1_1_buf56_us96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_us96_ld370_cu2789(gp_in1_1_buf56_us96__lp_16_m_gp_in1_1_buf56_us96_ld370__p__15_rp__c____gp_in1_1_buf56_us96_ld371_value);
	// Produce: gp_in1_1_buf56_us96_to_gp_9369
	gp_in1_1_buf56_us96_to_gp_9369.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<512> >& /* get_args num ports = 16 */gp_in1_1_buf56_us96_to_gp_9369) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf529_cache gp_in1_1_buf56_FIFO_buf529;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_cache gp_in1_1_buf56_us96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { gp_in1_1_buf56_us96_ld370_merged2790[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_us96_ld370_merged2790(((((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_25361_ld530_merged2718[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_to_gp_25361_ld530_merged2718(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { us_gp_in1_1_buf5698_merged2895[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 32] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for us_gp_in1_1_buf5698_merged2895(((((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 34] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 32] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 23] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 129; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_25361_ld530_merged2718(gp_in1_1_buf56_to_gp_25361 /* buf name */, gp_in1_1_buf56_FIFO_buf529, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in1_1_buf5698_merged2895(gp_in1_1_buf56_FIFO_buf529 /* buf name */, gp_in1_1_buf56_us96, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_ld370_merged2790(gp_in1_1_buf56_us96 /* buf name */, gp_in1_1_buf56_us96_to_gp_9369, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_to_gp_26377_ld546_merged2820(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_26377
	auto gp_in1_2_buf64_to_gp_26377__lp__lp_4_m_gp_in1_2_buf64_to_gp_26377_ld546__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value = gp_in1_2_buf64_to_gp_26377.read();
	auto compute_result = gp_in1_2_buf64_to_gp_26377_ld546_cu2819(gp_in1_2_buf64_to_gp_26377__lp__lp_4_m_gp_in1_2_buf64_to_gp_26377_ld546__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value);
	// Produce: gp_in1_2_buf64_FIFO_buf545
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged2820_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf545, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_2_buf6490_merged2903(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf545
	auto gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_8_m_us_gp_in1_2_buf6490__p__7_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged2903_read_bundle_read(gp_in1_2_buf64_FIFO_buf545/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_2_buf6490_cu2902(gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_8_m_us_gp_in1_2_buf6490__p__7_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value);
	// Produce: gp_in1_2_buf64_us88
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged2903_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_us88_ld386_merged2770(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_2_buf64_us88_to_gp_10385, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88
	auto gp_in1_2_buf64_us88__lp_8_m_gp_in1_2_buf64_us88_ld386__p__7_rp__c____gp_in1_2_buf64_us88_ld387_value = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged2770_read_bundle_read(gp_in1_2_buf64_us88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_us88_ld386_cu2769(gp_in1_2_buf64_us88__lp_8_m_gp_in1_2_buf64_us88_ld386__p__7_rp__c____gp_in1_2_buf64_us88_ld387_value);
	// Produce: gp_in1_2_buf64_us88_to_gp_10385
	gp_in1_2_buf64_us88_to_gp_10385.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_2_buf64_us88_to_gp_10385) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf545_cache gp_in1_2_buf64_FIFO_buf545;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_cache gp_in1_2_buf64_us88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { gp_in1_2_buf64_us88_ld386_merged2770[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 54] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_us88_ld386_merged2770(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-54 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { us_gp_in1_2_buf6490_merged2903[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for us_gp_in1_2_buf6490_merged2903(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_26377_ld546_merged2820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 37] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_to_gp_26377_ld546_merged2820(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 54] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 42] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 37] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_26377_ld546_merged2820(gp_in1_2_buf64_to_gp_26377 /* buf name */, gp_in1_2_buf64_FIFO_buf545, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in1_2_buf6490_merged2903(gp_in1_2_buf64_FIFO_buf545 /* buf name */, gp_in1_2_buf64_us88, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_ld386_merged2770(gp_in1_2_buf64_us88 /* buf name */, gp_in1_2_buf64_us88_to_gp_10385, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_3_buf72_to_gp_27393_ld562_merged2720(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_27393
	auto gp_in1_3_buf72_to_gp_27393__lp_2_m_gp_in1_3_buf72_to_gp_27393_ld562__p__1_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value = gp_in1_3_buf72_to_gp_27393.read();
	auto compute_result = gp_in1_3_buf72_to_gp_27393_ld562_cu2719(gp_in1_3_buf72_to_gp_27393__lp_2_m_gp_in1_3_buf72_to_gp_27393_ld562__p__1_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value);
	// Produce: gp_in1_3_buf72_FIFO_buf561
	gp_in1_3_buf72_FIFO_buf561_gp_in1_3_buf72_to_gp_27393_ld562_merged2720_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_FIFO_buf561, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_3_buf7282_merged2865(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_FIFO_buf561
	auto gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_4_m_us_gp_in1_3_buf7282__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged2865_read_bundle_read(gp_in1_3_buf72_FIFO_buf561/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_3_buf7282_cu2864(gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_4_m_us_gp_in1_3_buf7282__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value);
	// Produce: gp_in1_3_buf72_us80
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged2865_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_us80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_us80_ld398_merged2740(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_3_buf72_us80_to_gp_11397, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80
	auto gp_in1_3_buf72_us80__lp_4_m_gp_in1_3_buf72_us80_ld398__p__3_rp__c____gp_in1_3_buf72_us80_ld399_value = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged2740_read_bundle_read(gp_in1_3_buf72_us80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_3_buf72_us80_ld398_cu2739(gp_in1_3_buf72_us80__lp_4_m_gp_in1_3_buf72_us80_ld398__p__3_rp__c____gp_in1_3_buf72_us80_ld399_value);
	// Produce: gp_in1_3_buf72_us80_to_gp_11397
	gp_in1_3_buf72_us80_to_gp_11397.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_to_gp_27393, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_3_buf72_us80_to_gp_11397) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf561_cache gp_in1_3_buf72_FIFO_buf561;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_cache gp_in1_3_buf72_us80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127; us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { gp_in1_3_buf72_to_gp_27393_ld562_merged2720[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 49] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_to_gp_27393_ld562_merged2720(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-49 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { us_gp_in1_3_buf7282_merged2865[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 57] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for us_gp_in1_3_buf7282_merged2865(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-57 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_us80_ld398_merged2740[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_us80_ld398_merged2740(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-58 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 and 57 <= i3 <= 58; [0, i1, i2, 49] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          gp_in1_3_buf72_to_gp_27393_ld562_merged2720(gp_in1_3_buf72_to_gp_27393 /* buf name */, gp_in1_3_buf72_FIFO_buf561, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_gp_in1_3_buf7282_merged2865(gp_in1_3_buf72_FIFO_buf561 /* buf name */, gp_in1_3_buf72_us80, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_3_buf72_us80_ld398_merged2740(gp_in1_3_buf72_us80 /* buf name */, gp_in1_3_buf72_us80_to_gp_11397, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_to_gp_28453
	auto merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_8_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__7_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value = merged_1_reconstruct_lp129_buf132_to_gp_28453.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_cu2731(merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_8_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__7_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value);
	// Produce: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_FIFO_buf621, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_1_reconstruct_lp129_buf132144_merged2887(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	auto merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_16_m_us_merged_1_reconstruct_lp129_buf132144__p__15_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged2887_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_1_reconstruct_lp129_buf132144_cu2886(merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_16_m_us_merged_1_reconstruct_lp129_buf132144__p__15_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged2887_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142
	auto merged_1_reconstruct_lp129_buf132_us142__lp_16_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__15_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_ld458_cu2753(merged_1_reconstruct_lp129_buf132_us142__lp_16_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__15_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_reconstruct_lp129_buf132_to_gp_28453, HWStream<hw_uint<512> >& /* get_args num ports = 16 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_cache merged_1_reconstruct_lp129_buf132_us142;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { us_merged_1_reconstruct_lp129_buf132144_merged2887[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for us_merged_1_reconstruct_lp129_buf132144_merged2887(((((-108 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-107 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754(((((-109 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 2061 and 3 <= i2 <= 130 and i3 <= 109 and floor((i1)/2) >= 7 and 2*floor((i1)/2) >= 107 + i1 - i3 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged2732(merged_1_reconstruct_lp129_buf132_to_gp_28453 /* buf name */, merged_1_reconstruct_lp129_buf132_FIFO_buf621, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_merged_1_reconstruct_lp129_buf132144_merged2887(merged_1_reconstruct_lp129_buf132_FIFO_buf621 /* buf name */, merged_1_reconstruct_lp129_buf132_us142, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_1_reconstruct_lp129_buf132_us142_ld458_merged2754(merged_1_reconstruct_lp129_buf132_us142 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_to_gp_29465
	auto merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_4_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__3_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value = merged_2_reconstruct_lp120_buf123_to_gp_29465.read();
	auto compute_result = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_cu2759(merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_4_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__3_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value);
	// Produce: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_FIFO_buf633, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_2_reconstruct_lp120_buf123135_merged2684(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	auto merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_8_m_us_merged_2_reconstruct_lp120_buf123135__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged2684_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_2_reconstruct_lp120_buf123135_cu2683(merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_8_m_us_merged_2_reconstruct_lp120_buf123135__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged2684_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133
	auto merged_2_reconstruct_lp120_buf123_us133__lp_8_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__7_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_ld470_cu2715(merged_2_reconstruct_lp120_buf123_us133__lp_8_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__7_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_reconstruct_lp120_buf123_to_gp_29465, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_cache merged_2_reconstruct_lp120_buf123_us133;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127; us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-103 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-101 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { us_merged_2_reconstruct_lp120_buf123135_merged2684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for us_merged_2_reconstruct_lp120_buf123135_merged2684(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-102 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 130 and 102 <= i3 <= 103; [0, i1, i2, 101] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged2760(merged_2_reconstruct_lp120_buf123_to_gp_29465 /* buf name */, merged_2_reconstruct_lp120_buf123_FIFO_buf633, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_merged_2_reconstruct_lp120_buf123135_merged2684(merged_2_reconstruct_lp120_buf123_FIFO_buf633 /* buf name */, merged_2_reconstruct_lp120_buf123_us133, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_ld470_merged2716(merged_2_reconstruct_lp120_buf123_us133 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in1_to_gp_3409_ld578_merged2848(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in1_to_gp_3409, in1_FIFO_buf577_cache& in1_FIFO_buf577, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_3409
	auto in1_to_gp_3409__lp_16_m_in1_to_gp_3409_ld578__p__15_rp__c____in1_to_gp_3409_ld579_value = in1_to_gp_3409.read();
	auto compute_result = in1_to_gp_3409_ld578_cu2847(in1_to_gp_3409__lp_16_m_in1_to_gp_3409_ld578__p__15_rp__c____in1_to_gp_3409_ld579_value);
	// Produce: in1_FIFO_buf577
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged2848_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf577, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_158_merged2890(in1_FIFO_buf577_cache& in1_FIFO_buf577, gp_in1_1_buf56_cache& gp_in1_1_buf56, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_FIFO_buf577
	auto in1_FIFO_buf577_2_m__lp__lp_8_m_gp_in1_158__p__7_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value = in1_FIFO_buf577_gp_in1_158_merged2890_read_bundle_read(in1_FIFO_buf577/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_158_cu2888(in1_FIFO_buf577_2_m__lp__lp_8_m_gp_in1_158__p__7_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in1_1_buf56
	gp_in1_1_buf56_gp_in1_158_merged2890_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld366_merged2788(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_4365, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp_8_m_gp_in1_1_buf56_ld366__p__7_rp__c____gp_in1_1_buf56_ld367_value = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged2788_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld366_cu2787(gp_in1_1_buf56__lp_8_m_gp_in1_1_buf56_ld366__p__7_rp__c____gp_in1_1_buf56_ld367_value);
	// Produce: gp_in1_1_buf56_to_gp_4365
	gp_in1_1_buf56_to_gp_4365.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld362_merged2768(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_25361, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_8_m_gp_in1_1_buf56_ld362__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged2768_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld362_cu2767(gp_in1_1_buf56__lp__lp_8_m_gp_in1_1_buf56_ld362__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_25361
	gp_in1_1_buf56_to_gp_25361.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld358_merged2772(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_10357, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_8_m_gp_in1_1_buf56_ld358__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged2772_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld358_cu2771(gp_in1_1_buf56__lp__lp_8_m_gp_in1_1_buf56_ld358__p__7_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_10357
	gp_in1_1_buf56_to_gp_10357.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in1_to_gp_3409, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_4365) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_cache gp_in1_1_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf577_cache in1_FIFO_buf577;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133; gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133; in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
//   { gp_in1_1_buf56_ld362_merged2768[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_ld362_merged2768(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { gp_in1_158_merged2890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 8] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in1_158_merged2890(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld358_merged2772[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_ld358_merged2772(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld366_merged2788[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in1_1_buf56_ld366_merged2788(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in1_to_gp_3409_ld578_merged2848[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 134 }
// Condition for in1_to_gp_3409_ld578_merged2848(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 3] : 0 <= i1 <= 2054 and 0 <= i2 <= 134; [0, i1, i2, 16] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 129; [0, i1, i2, 12] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 134; [0, i1, i2, 9] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 8] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_3409_ld578_merged2848(in1_to_gp_3409 /* buf name */, in1_FIFO_buf577, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_158_merged2890(in1_FIFO_buf577 /* buf name */, gp_in1_1_buf56, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld358_merged2772(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_10357, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld366_merged2788(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_4365, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 129 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 129 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 129 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld362_merged2768(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_25361, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_3_to_gp_30473_ld642_merged2706(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_3_to_gp_30473, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_to_gp_30473
	auto merged_3_to_gp_30473__lp_2_m_merged_3_to_gp_30473_ld642__p__1_rp__c____merged_3_to_gp_30473_ld643_value = merged_3_to_gp_30473.read();
	auto compute_result = merged_3_to_gp_30473_ld642_cu2705(merged_3_to_gp_30473__lp_2_m_merged_3_to_gp_30473_ld642__p__1_rp__c____merged_3_to_gp_30473_ld643_value);
	// Produce: merged_3_FIFO_buf641
	merged_3_FIFO_buf641_merged_3_to_gp_30473_ld642_merged2706_write_bundle_write(/* arg names */compute_result, merged_3_FIFO_buf641, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_3126_merged2870(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, merged_3_us124_cache& merged_3_us124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_FIFO_buf641
	auto merged_3_FIFO_buf641_floor_lp__lp_4_m_us_merged_3126__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value = merged_3_FIFO_buf641_us_merged_3126_merged2870_read_bundle_read(merged_3_FIFO_buf641/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_3126_cu2869(merged_3_FIFO_buf641_floor_lp__lp_4_m_us_merged_3126__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value);
	// Produce: merged_3_us124
	merged_3_us124_us_merged_3126_merged2870_write_bundle_write(/* arg names */compute_result, merged_3_us124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_3_us124_ld478_merged2830(merged_3_us124_cache& merged_3_us124, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_3_us124_to_gp_14477, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124
	auto merged_3_us124__lp_4_m_merged_3_us124_ld478__p__3_rp__c____merged_3_us124_ld479_value = merged_3_us124_merged_3_us124_ld478_merged2830_read_bundle_read(merged_3_us124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_3_us124_ld478_cu2829(merged_3_us124__lp_4_m_merged_3_us124_ld478__p__3_rp__c____merged_3_us124_ld479_value);
	// Produce: merged_3_us124_to_gp_14477
	merged_3_us124_to_gp_14477.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_3_to_gp_30473, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_3_us124_to_gp_14477) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_3_FIFO_buf641_cache merged_3_FIFO_buf641;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_cache merged_3_us124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127; merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127; merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { us_merged_3126_merged2870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for us_merged_3126_merged2870(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-90 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_3_to_gp_30473_ld642_merged2706[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 89] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for merged_3_to_gp_30473_ld642_merged2706(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-89 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { merged_3_us124_ld478_merged2830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for merged_3_us124_ld478_merged2830(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-95 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 95] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 90] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 89] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          merged_3_to_gp_30473_ld642_merged2706(merged_3_to_gp_30473 /* buf name */, merged_3_FIFO_buf641, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_merged_3126_merged2870(merged_3_FIFO_buf641 /* buf name */, merged_3_us124, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_3_us124_ld478_merged2830(merged_3_us124 /* buf name */, merged_3_us124_to_gp_14477, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_4365_ld534_merged2816(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_to_gp_4365, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_4365
	auto gp_in1_1_buf56_to_gp_4365__lp_8_m_gp_in1_1_buf56_to_gp_4365_ld534__p__7_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value = gp_in1_1_buf56_to_gp_4365.read();
	auto compute_result = gp_in1_1_buf56_to_gp_4365_ld534_cu2815(gp_in1_1_buf56_to_gp_4365__lp_8_m_gp_in1_1_buf56_to_gp_4365_ld534__p__7_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value);
	// Produce: gp_in1_1_buf56_FIFO_buf533
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged2816_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf533, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_266_merged2885(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, gp_in1_2_buf64_cache& gp_in1_2_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf533
	auto gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_4_m_gp_in1_266__p__3_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged2885_read_bundle_read(gp_in1_1_buf56_FIFO_buf533/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_266_cu2883(gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_4_m_gp_in1_266__p__3_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in1_2_buf64
	gp_in1_2_buf64_gp_in1_266_merged2885_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld382_merged2792(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_5381, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp_4_m_gp_in1_2_buf64_ld382__p__3_rp__c____gp_in1_2_buf64_ld383_value = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged2792_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld382_cu2791(gp_in1_2_buf64__lp_4_m_gp_in1_2_buf64_ld382__p__3_rp__c____gp_in1_2_buf64_ld383_value);
	// Produce: gp_in1_2_buf64_to_gp_5381
	gp_in1_2_buf64_to_gp_5381.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld378_merged2736(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_26377, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_4_m_gp_in1_2_buf64_ld378__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged2736_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld378_cu2735(gp_in1_2_buf64__lp__lp_4_m_gp_in1_2_buf64_ld378__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value);
	// Produce: gp_in1_2_buf64_to_gp_26377
	gp_in1_2_buf64_to_gp_26377.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld374_merged2774(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_11373, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_4_m_gp_in1_2_buf64_ld374__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged2774_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld374_cu2773(gp_in1_2_buf64__lp__lp_4_m_gp_in1_2_buf64_ld374__p__3_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value);
	// Produce: gp_in1_2_buf64_to_gp_11373
	gp_in1_2_buf64_to_gp_11373.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_to_gp_4365, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_5381) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf533_cache gp_in1_1_buf56_FIFO_buf533;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_cache gp_in1_2_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131; gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131; gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
//   { gp_in1_2_buf64_ld382_merged2792[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 22] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in1_2_buf64_ld382_merged2792(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_ld374_merged2774[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 21] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_ld374_merged2774(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_ld378_merged2736[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 28] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in1_2_buf64_ld378_merged2736(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_266_merged2885[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 18] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in1_266_merged2885(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_4365_ld534_merged2816[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 17] : 0 <= d1 <= 1026 and 0 <= d2 <= 133 }
// Condition for gp_in1_1_buf56_to_gp_4365_ld534_merged2816(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 28] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 22] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133; [0, i1, i2, 21] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 18] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133; [0, i1, i2, 17] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2058; i1++) {
	    for (int i2 = 1; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2054 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2054 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2054 + -1*i1)) >= 0)))) {
	          gp_in1_1_buf56_to_gp_4365_ld534_merged2816(gp_in1_1_buf56_to_gp_4365 /* buf name */, gp_in1_1_buf56_FIFO_buf533, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 133 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))) {
	          gp_in1_266_merged2885(gp_in1_1_buf56_FIFO_buf533 /* buf name */, gp_in1_2_buf64, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld374_merged2774(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_11373, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 133 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld382_merged2792(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_5381, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld378_merged2736(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_26377, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_to_gp_5381_ld550_merged2842(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_to_gp_5381, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_5381
	auto gp_in1_2_buf64_to_gp_5381__lp_4_m_gp_in1_2_buf64_to_gp_5381_ld550__p__3_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value = gp_in1_2_buf64_to_gp_5381.read();
	auto compute_result = gp_in1_2_buf64_to_gp_5381_ld550_cu2841(gp_in1_2_buf64_to_gp_5381__lp_4_m_gp_in1_2_buf64_to_gp_5381_ld550__p__3_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value);
	// Produce: gp_in1_2_buf64_FIFO_buf549
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged2842_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf549, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_374_merged2901(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, gp_in1_3_buf72_cache& gp_in1_3_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf549
	auto gp_in1_2_buf64_FIFO_buf549_2_m__lp_2_m_gp_in1_374__p__1_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged2901_read_bundle_read(gp_in1_2_buf64_FIFO_buf549/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_374_cu2899(gp_in1_2_buf64_FIFO_buf549_2_m__lp_2_m_gp_in1_374__p__1_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value);
	// Produce: gp_in1_3_buf72
	gp_in1_3_buf72_gp_in1_374_merged2901_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_ld394_merged2876(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_to_gp_27393, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_2_m_gp_in1_3_buf72_ld394__p__1_rp__c____gp_in1_3_buf72_ld395_value = gp_in1_3_buf72_gp_in1_3_buf72_ld394_merged2876_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_3_buf72_ld394_cu2875(gp_in1_3_buf72__lp_2_m_gp_in1_3_buf72_ld394__p__1_rp__c____gp_in1_3_buf72_ld395_value);
	// Produce: gp_in1_3_buf72_to_gp_27393
	gp_in1_3_buf72_to_gp_27393.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_ld390_merged2742(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_to_gp_15389, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_2_m_gp_in1_3_buf72_ld390__p__1_rp__c____gp_in1_3_buf72_ld391_value = gp_in1_3_buf72_gp_in1_3_buf72_ld390_merged2742_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_3_buf72_ld390_cu2741(gp_in1_3_buf72__lp_2_m_gp_in1_3_buf72_ld390__p__1_rp__c____gp_in1_3_buf72_ld391_value);
	// Produce: gp_in1_3_buf72_to_gp_15389
	gp_in1_3_buf72_to_gp_15389.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_to_gp_5381, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_to_gp_27393) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf549_cache gp_in1_2_buf64_FIFO_buf549;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_cache gp_in1_3_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_3_buf72_ld390_merged2742[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in1_3_buf72_ld394_merged2876[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 43] : 0 <= d1 <= 255 and 0 <= d2 <= 127; gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
//   { gp_in1_3_buf72_ld390_merged2742[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_ld390_merged2742(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_374_merged2901[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in1_374_merged2901(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_ld394_merged2876[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 43] : 0 <= d1 <= 255 and 0 <= d2 <= 127 }
// Condition for gp_in1_3_buf72_ld394_merged2876(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_5381_ld550_merged2842[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 29] : 0 <= d1 <= 512 and 0 <= d2 <= 131 }
// Condition for gp_in1_2_buf64_to_gp_5381_ld550_merged2842(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((133 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 48] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 43] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 39] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 130; [0, i1, i2, 29] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 133 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 133; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_5381_ld550_merged2842(gp_in1_2_buf64_to_gp_5381 /* buf name */, gp_in1_2_buf64_FIFO_buf549, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_374_merged2901(gp_in1_2_buf64_FIFO_buf549 /* buf name */, gp_in1_3_buf72, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_3_buf72_ld394_merged2876(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_27393, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 130 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 130 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))) {
	          gp_in1_3_buf72_ld390_merged2742(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_15389, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */gp_in0_1_buf8_us48_to_gp_6325, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_to_gp_6325
	auto gp_in0_1_buf8_us48_to_gp_6325__lp_16_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__15_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value = gp_in0_1_buf8_us48_to_gp_6325.read();
	auto compute_result = gp_in0_1_buf8_us48_to_gp_6325_ld494_cu2833(gp_in0_1_buf8_us48_to_gp_6325__lp_16_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__15_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value);
	// Produce: gp_in0_1_buf8_us48_FIFO_buf493
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48_FIFO_buf493, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_to_gp_6405_ld574_merged2724(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in0_to_gp_6405, in0_FIFO_buf573_cache& in0_FIFO_buf573, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_6405
	auto in0_to_gp_6405__lp__lp_16_m_in0_to_gp_6405_ld574__p__15_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value = in0_to_gp_6405.read();
	auto compute_result = in0_to_gp_6405_ld574_cu2723(in0_to_gp_6405__lp__lp_16_m_in0_to_gp_6405_ld574__p__15_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value);
	// Produce: in0_FIFO_buf573
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged2724_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf573, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_054_merged2911(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, in0_FIFO_buf573_cache& in0_FIFO_buf573, lp_in0_0_buf52_cache& lp_in0_0_buf52, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_FIFO_buf493
	auto gp_in0_1_buf8_us48_FIFO_buf493__lp_16_m_lp_in0_054__p__15_rp__p_0_c_____lp_in0_053_p_0_value = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged2911_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in0_FIFO_buf573
	auto in0_FIFO_buf573__lp_16_m_lp_in0_054__p__15_rp__p_7_c_____lp_in0_053_p_7_value = in0_FIFO_buf573_lp_in0_054_merged2911_read_bundle_read(in0_FIFO_buf573/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_054_cu2909(gp_in0_1_buf8_us48_FIFO_buf493__lp_16_m_lp_in0_054__p__15_rp__p_0_c_____lp_in0_053_p_0_value, in0_FIFO_buf573__lp_16_m_lp_in0_054__p__15_rp__p_7_c_____lp_in0_053_p_7_value);
	// Produce: lp_in0_0_buf52
	lp_in0_0_buf52_lp_in0_054_merged2911_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_0_buf52_ld418_merged2800(lp_in0_0_buf52_cache& lp_in0_0_buf52, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */lp_in0_0_buf52_to_gp_18417, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52
	auto lp_in0_0_buf52__lp_16_m_lp_in0_0_buf52_ld418__p__15_rp__c____lp_in0_0_buf52_ld419_value = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged2800_read_bundle_read(lp_in0_0_buf52/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_0_buf52_ld418_cu2799(lp_in0_0_buf52__lp_16_m_lp_in0_0_buf52_ld418__p__15_rp__c____lp_in0_0_buf52_ld419_value);
	// Produce: lp_in0_0_buf52_to_gp_18417
	lp_in0_0_buf52_to_gp_18417.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */gp_in0_1_buf8_us48_to_gp_6325, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in0_to_gp_6405, HWStream<hw_uint<512> >& /* get_args num ports = 16 */lp_in0_0_buf52_to_gp_18417) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_FIFO_buf493_cache gp_in0_1_buf8_us48_FIFO_buf493;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf573_cache in0_FIFO_buf573;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_cache lp_in0_0_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { in0_to_gp_6405_ld574_merged2724[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for in0_to_gp_6405_ld574_merged2724(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834(((((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { lp_in0_054_merged2911[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 41] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in0_054_merged2911(((((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { lp_in0_0_buf52_ld418_merged2800[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in0_0_buf52_ld418_merged2800(((((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 47] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 41] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 33] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 7] : 7 <= i1 <= 2054 and 2 <= i2 <= 129 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 7; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 129; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in0_to_gp_6405_ld574_merged2724(in0_to_gp_6405 /* buf name */, in0_FIFO_buf573, 0, ((-7 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          gp_in0_1_buf8_us48_to_gp_6325_ld494_merged2834(gp_in0_1_buf8_us48_to_gp_6325 /* buf name */, gp_in0_1_buf8_us48_FIFO_buf493, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          lp_in0_054_merged2911(gp_in0_1_buf8_us48_FIFO_buf493 /* buf name */, in0_FIFO_buf573 /* buf name */, lp_in0_0_buf52, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          lp_in0_0_buf52_ld418_merged2800(lp_in0_0_buf52 /* buf name */, lp_in0_0_buf52_to_gp_18417, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_to_gp_7321_ld490_merged2748(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_to_gp_7321, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_7321
	auto gp_in0_1_buf8_to_gp_7321__lp__lp_8_m_gp_in0_1_buf8_to_gp_7321_ld490__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value = gp_in0_1_buf8_to_gp_7321.read();
	auto compute_result = gp_in0_1_buf8_to_gp_7321_ld490_cu2747(gp_in0_1_buf8_to_gp_7321__lp__lp_8_m_gp_in0_1_buf8_to_gp_7321_ld490__p__7_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf489
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged2748_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf489, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_2_buf16_us40_to_gp_7341, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40_to_gp_7341
	auto gp_in0_2_buf16_us40_to_gp_7341__lp_8_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__7_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value = gp_in0_2_buf16_us40_to_gp_7341.read();
	auto compute_result = gp_in0_2_buf16_us40_to_gp_7341_ld510_cu2835(gp_in0_2_buf16_us40_to_gp_7341__lp_8_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__7_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value);
	// Produce: gp_in0_2_buf16_us40_FIFO_buf509
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40_FIFO_buf509, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_146_merged2690(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, lp_in0_1_buf44_cache& lp_in0_1_buf44, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf489
	auto gp_in0_1_buf8_FIFO_buf489__lp_8_m_lp_in0_146__p__7_rp__p_3_c_____lp_in0_145_p_3_value = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged2690_read_bundle_read(gp_in0_1_buf8_FIFO_buf489/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_2_buf16_us40_FIFO_buf509
	auto gp_in0_2_buf16_us40_FIFO_buf509__lp_8_m_lp_in0_146__p__7_rp__p_0_c_____lp_in0_145_p_0_value = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged2690_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_146_cu2688(gp_in0_1_buf8_FIFO_buf489__lp_8_m_lp_in0_146__p__7_rp__p_3_c_____lp_in0_145_p_3_value, gp_in0_2_buf16_us40_FIFO_buf509__lp_8_m_lp_in0_146__p__7_rp__p_0_c_____lp_in0_145_p_0_value);
	// Produce: lp_in0_1_buf44
	lp_in0_1_buf44_lp_in0_146_merged2690_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_1_buf44_ld422_merged2919(lp_in0_1_buf44_cache& lp_in0_1_buf44, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in0_1_buf44_to_gp_19421, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44
	auto lp_in0_1_buf44__lp_8_m_lp_in0_1_buf44_ld422__p__7_rp__c____lp_in0_1_buf44_ld423_value = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged2919_read_bundle_read(lp_in0_1_buf44/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_1_buf44_ld422_cu2918(lp_in0_1_buf44__lp_8_m_lp_in0_1_buf44_ld422__p__7_rp__c____lp_in0_1_buf44_ld423_value);
	// Produce: lp_in0_1_buf44_to_gp_19421
	lp_in0_1_buf44_to_gp_19421.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_to_gp_7321, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_2_buf16_us40_to_gp_7341, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in0_1_buf44_to_gp_19421) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf489_cache gp_in0_1_buf8_FIFO_buf489;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_FIFO_buf509_cache gp_in0_2_buf16_us40_FIFO_buf509;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_cache lp_in0_1_buf44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127; gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
//   { lp_in0_146_merged2690[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 79] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in0_146_merged2690(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-79 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 76] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-76 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_ld422_merged2919[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for lp_in0_1_buf44_ld422_merged2919(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-81 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_7321_ld490_merged2748[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 127 }
// Condition for gp_in0_1_buf8_to_gp_7321_ld490_merged2748(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 81] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 79] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 76] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130; [0, i1, i2, 27] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_7321_ld490_merged2748(gp_in0_1_buf8_to_gp_7321 /* buf name */, gp_in0_1_buf8_FIFO_buf489, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_2_buf16_us40_to_gp_7341_ld510_merged2836(gp_in0_2_buf16_us40_to_gp_7341 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in0_146_merged2690(gp_in0_1_buf8_FIFO_buf489 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509 /* buf name */, lp_in0_1_buf44, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in0_1_buf44_ld422_merged2919(lp_in0_1_buf44 /* buf name */, lp_in0_1_buf44_to_gp_19421, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_to_gp_8337_ld506_merged2756(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_to_gp_8337, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_8337
	auto gp_in0_2_buf16_to_gp_8337__lp__lp_4_m_gp_in0_2_buf16_to_gp_8337_ld506__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value = gp_in0_2_buf16_to_gp_8337.read();
	auto compute_result = gp_in0_2_buf16_to_gp_8337_ld506_cu2755(gp_in0_2_buf16_to_gp_8337__lp__lp_4_m_gp_in0_2_buf16_to_gp_8337_ld506__p__3_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value);
	// Produce: gp_in0_2_buf16_FIFO_buf505
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged2756_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf505, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_3_buf24_us32_to_gp_8353, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32_to_gp_8353
	auto gp_in0_3_buf24_us32_to_gp_8353__lp_4_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__3_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value = gp_in0_3_buf24_us32_to_gp_8353.read();
	auto compute_result = gp_in0_3_buf24_us32_to_gp_8353_ld522_cu2813(gp_in0_3_buf24_us32_to_gp_8353__lp_4_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__3_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value);
	// Produce: gp_in0_3_buf24_us32_FIFO_buf521
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_us32_FIFO_buf521, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_238_merged2699(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, lp_in0_2_buf36_cache& lp_in0_2_buf36, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf505
	auto gp_in0_2_buf16_FIFO_buf505__lp_4_m_lp_in0_238__p__3_rp__p_1_c_____lp_in0_237_p_1_value = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged2699_read_bundle_read(gp_in0_2_buf16_FIFO_buf505/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_3_buf24_us32_FIFO_buf521
	auto gp_in0_3_buf24_us32_FIFO_buf521__lp_4_m_lp_in0_238__p__3_rp__p_0_c_____lp_in0_237_p_0_value = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged2699_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_238_cu2697(gp_in0_2_buf16_FIFO_buf505__lp_4_m_lp_in0_238__p__3_rp__p_1_c_____lp_in0_237_p_1_value, gp_in0_3_buf24_us32_FIFO_buf521__lp_4_m_lp_in0_238__p__3_rp__p_0_c_____lp_in0_237_p_0_value);
	// Produce: lp_in0_2_buf36
	lp_in0_2_buf36_lp_in0_238_merged2699_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_2_buf36_ld426_merged2824(lp_in0_2_buf36_cache& lp_in0_2_buf36, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_2_buf36_to_gp_20425, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36
	auto lp_in0_2_buf36__lp_4_m_lp_in0_2_buf36_ld426__p__3_rp__c____lp_in0_2_buf36_ld427_value = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged2824_read_bundle_read(lp_in0_2_buf36/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_2_buf36_ld426_cu2823(lp_in0_2_buf36__lp_4_m_lp_in0_2_buf36_ld426__p__3_rp__c____lp_in0_2_buf36_ld427_value);
	// Produce: lp_in0_2_buf36_to_gp_20425
	lp_in0_2_buf36_to_gp_20425.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_to_gp_8337, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_3_buf24_us32_to_gp_8353, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_2_buf36_to_gp_20425) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf505_cache gp_in0_2_buf16_FIFO_buf505;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_FIFO_buf521_cache gp_in0_3_buf24_us32_FIFO_buf521;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_cache lp_in0_2_buf36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127; lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127; lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127; gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
//   { gp_in0_2_buf16_to_gp_8337_ld506_merged2756[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_2_buf16_to_gp_8337_ld506_merged2756(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-50 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in0_238_merged2699[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in0_238_merged2699(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-86 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { lp_in0_2_buf36_ld426_merged2824[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for lp_in0_2_buf36_ld426_merged2824(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-88 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 127 }
// Condition for gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-84 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((130 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 88] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 86] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 84] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130; [0, i1, i2, 50] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 130 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 130; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_8337_ld506_merged2756(gp_in0_2_buf16_to_gp_8337 /* buf name */, gp_in0_2_buf16_FIFO_buf505, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_3_buf24_us32_to_gp_8353_ld522_merged2814(gp_in0_3_buf24_us32_to_gp_8353 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_238_merged2699(gp_in0_2_buf16_FIFO_buf505 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521 /* buf name */, lp_in0_2_buf36, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_2_buf36_ld426_merged2824(lp_in0_2_buf36 /* buf name */, lp_in0_2_buf36_to_gp_20425, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */gp_in1_1_buf56_us96_to_gp_9369, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_to_gp_9369
	auto gp_in1_1_buf56_us96_to_gp_9369__lp_16_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__15_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value = gp_in1_1_buf56_us96_to_gp_9369.read();
	auto compute_result = gp_in1_1_buf56_us96_to_gp_9369_ld538_cu2817(gp_in1_1_buf56_us96_to_gp_9369__lp_16_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__15_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value);
	// Produce: gp_in1_1_buf56_us96_FIFO_buf537
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96_FIFO_buf537, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_9413_ld582_merged2752(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in1_to_gp_9413, in1_FIFO_buf581_cache& in1_FIFO_buf581, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_9413
	auto in1_to_gp_9413__lp__lp_16_m_in1_to_gp_9413_ld582__p__15_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value = in1_to_gp_9413.read();
	auto compute_result = in1_to_gp_9413_ld582_cu2751(in1_to_gp_9413__lp__lp_16_m_in1_to_gp_9413_ld582__p__15_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value);
	// Produce: in1_FIFO_buf581
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged2752_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf581, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0102_merged2893(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, in1_FIFO_buf581_cache& in1_FIFO_buf581, lp_in1_0_buf100_cache& lp_in1_0_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_FIFO_buf537
	auto gp_in1_1_buf56_us96_FIFO_buf537__lp_16_m_lp_in1_0102__p__15_rp__p_0_c_____lp_in1_0101_p_0_value = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged2893_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1_FIFO_buf581
	auto in1_FIFO_buf581__lp_16_m_lp_in1_0102__p__15_rp__p_7_c_____lp_in1_0101_p_7_value = in1_FIFO_buf581_lp_in1_0102_merged2893_read_bundle_read(in1_FIFO_buf581/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0102_cu2891(gp_in1_1_buf56_us96_FIFO_buf537__lp_16_m_lp_in1_0102__p__15_rp__p_0_c_____lp_in1_0101_p_0_value, in1_FIFO_buf581__lp_16_m_lp_in1_0102__p__15_rp__p_7_c_____lp_in1_0101_p_7_value);
	// Produce: lp_in1_0_buf100
	lp_in1_0_buf100_lp_in1_0102_merged2893_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_ld430_merged2802(lp_in1_0_buf100_cache& lp_in1_0_buf100, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */lp_in1_0_buf100_to_gp_18429, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100
	auto lp_in1_0_buf100__lp_16_m_lp_in1_0_buf100_ld430__p__15_rp__c____lp_in1_0_buf100_ld431_value = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged2802_read_bundle_read(lp_in1_0_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0_buf100_ld430_cu2801(lp_in1_0_buf100__lp_16_m_lp_in1_0_buf100_ld430__p__15_rp__c____lp_in1_0_buf100_ld431_value);
	// Produce: lp_in1_0_buf100_to_gp_18429
	lp_in1_0_buf100_to_gp_18429.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */gp_in1_1_buf56_us96_to_gp_9369, HWStream<hw_uint<512> >& /* get_args num ports = 16 */in1_to_gp_9413, HWStream<hw_uint<512> >& /* get_args num ports = 16 */lp_in1_0_buf100_to_gp_18429) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_FIFO_buf537_cache gp_in1_1_buf56_us96_FIFO_buf537;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf581_cache in1_FIFO_buf581;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_cache lp_in1_0_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127; lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
//   { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818(((((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_ld430_merged2802[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 62] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in1_0_buf100_ld430_merged2802(((((-62 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))
//   { in1_to_gp_9413_ld582_merged2752[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for in1_to_gp_9413_ld582_merged2752(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((128 + -1*i2)) >= 0)))
//   { lp_in1_0102_merged2893[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 45] : 0 <= d1 <= 2047 and 0 <= d2 <= 127 }
// Condition for lp_in1_0102_merged2893(((((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((129 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 62] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 45] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 36] : 8 <= i1 <= 2055 and 2 <= i2 <= 129; [0, i1, i2, 4] : 8 <= i1 <= 2055 and 0 < i2 <= 128 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 1; i2 <= 129; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 128 }
	        // { [i0, i1, i2] : i2 <= 128 }
	          // { [i0, i1, i2] : 128 - i2 >= 0 }
	        if ((((((128 + -1*i2)) >= 0)))) {
	          in1_to_gp_9413_ld582_merged2752(in1_to_gp_9413 /* buf name */, in1_FIFO_buf581, 0, ((-8 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          gp_in1_1_buf56_us96_to_gp_9369_ld538_merged2818(gp_in1_1_buf56_us96_to_gp_9369 /* buf name */, gp_in1_1_buf56_us96_FIFO_buf537, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in1_0102_merged2893(gp_in1_1_buf56_us96_FIFO_buf537 /* buf name */, in1_FIFO_buf581 /* buf name */, lp_in1_0_buf100, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in1_0_buf100_ld430_merged2802(lp_in1_0_buf100 /* buf name */, lp_in1_0_buf100_to_gp_18429, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void two_in_blnd_d_16(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in0_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in1_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("two_in_blnd_d_16_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<512> > in0_to_gp_0401;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_0401.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in0_1_buf8_to_gp_1313;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_1313.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in0_1_buf8_to_gp_22317;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_22317.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in0_1_buf8_to_gp_7321;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_7321.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_2_buf16_to_gp_2329;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_2329.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_2_buf16_to_gp_23333;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_23333.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_2_buf16_to_gp_8337;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_8337.values depth=628
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in1_1_buf56_to_gp_10357;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_10357.values depth=628
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in1_2_buf64_us88_to_gp_10385;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_us88_to_gp_10385.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > lp_in1_1_buf92_to_gp_19433;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_1_buf92_to_gp_19433.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_2_buf64_to_gp_11373;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_11373.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_3_buf72_us80_to_gp_11397;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_us80_to_gp_11397.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in1_2_buf84_to_gp_20437;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_2_buf84_to_gp_20437.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > merged_0_to_gp_12441;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_to_gp_12441.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > merged_1_reconstruct_lp129_buf132_us142_to_gp_12457;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > merged_0_reconstruct_lp138_buf141_to_gp_21445;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_reconstruct_lp138_buf141_to_gp_21445.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_1_to_gp_13449;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_to_gp_13449.values depth=756
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_2_reconstruct_lp120_buf123_us133_to_gp_13469;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_1_reconstruct_lp129_buf132_to_gp_28453;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_to_gp_28453.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_2_to_gp_14461;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_to_gp_14461.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_3_us124_to_gp_14477;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_us124_to_gp_14477.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_2_reconstruct_lp120_buf123_to_gp_29465;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_to_gp_29465.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_3_buf24_to_gp_15345;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_15345.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_3_buf72_to_gp_15389;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_15389.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_3_to_gp_30473;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_to_gp_30473.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > in0_to_gp_6405;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_6405.values depth=501
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > in1_to_gp_3409;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_3409.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > in1_to_gp_9413;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_9413.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > lp_in0_0_buf52_to_gp_18417;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_0_buf52_to_gp_18417.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > lp_in1_0_buf100_to_gp_18429;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_0_buf100_to_gp_18429.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > lp_in0_1_buf44_to_gp_19421;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_1_buf44_to_gp_19421.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_3_buf24_to_gp_24349;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_24349.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in0_2_buf36_to_gp_20425;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_2_buf36_to_gp_20425.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > gp_in0_1_buf8_us48_to_gp_6325;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_us48_to_gp_6325.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in0_2_buf16_us40_to_gp_7341;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_us40_to_gp_7341.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_3_buf24_us32_to_gp_8353;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_us32_to_gp_8353.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in1_1_buf56_to_gp_25361;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_25361.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > gp_in1_1_buf56_us96_to_gp_9369;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_us96_to_gp_9369.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_2_buf64_to_gp_26377;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_26377.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_3_buf72_to_gp_27393;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_27393.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in1_1_buf56_to_gp_4365;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_4365.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_2_buf64_to_gp_5381;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_5381.values depth=500
#endif //__VIVADO_SYNTH__


  Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(in0_oc, in0_to_gp_0401, in0_to_gp_6405);
  Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(in1_oc, in1_to_gp_3409, in1_to_gp_9413);
  Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(in1_to_gp_3409, gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_to_gp_4365);
  Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(gp_in1_1_buf56_to_gp_4365, gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_to_gp_5381);
  Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(gp_in1_2_buf64_to_gp_5381, gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_to_gp_27393);
  Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(in0_to_gp_0401, gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_to_gp_7321);
  Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(gp_in0_1_buf8_to_gp_1313, gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_to_gp_8337);
  Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(gp_in0_2_buf16_to_gp_2329, gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_to_gp_24349);
  Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_us48_to_gp_6325);
  Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_us40_to_gp_7341);
  Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_us32_to_gp_8353);
  Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_us96_to_gp_9369);
  Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_us88_to_gp_10385);
  Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_us80_to_gp_11397);
  Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(gp_in0_1_buf8_us48_to_gp_6325, in0_to_gp_6405, lp_in0_0_buf52_to_gp_18417);
  Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(gp_in0_1_buf8_to_gp_7321, gp_in0_2_buf16_us40_to_gp_7341, lp_in0_1_buf44_to_gp_19421);
  Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(gp_in0_2_buf16_to_gp_8337, gp_in0_3_buf24_us32_to_gp_8353, lp_in0_2_buf36_to_gp_20425);
  Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(gp_in1_1_buf56_us96_to_gp_9369, in1_to_gp_9413, lp_in1_0_buf100_to_gp_18429);
  Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(gp_in1_1_buf56_to_gp_10357, gp_in1_2_buf64_us88_to_gp_10385, lp_in1_1_buf92_to_gp_19433);
  Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(gp_in1_2_buf64_to_gp_11373, gp_in1_3_buf72_us80_to_gp_11397, lp_in1_2_buf84_to_gp_20437);
  Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(gp_in0_3_buf24_to_gp_15345, gp_in1_3_buf72_to_gp_15389, merged_3_to_gp_30473);
  Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(lp_in0_0_buf52_to_gp_18417, lp_in1_0_buf100_to_gp_18429, merged_0_to_gp_12441);
  Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(lp_in0_1_buf44_to_gp_19421, lp_in1_1_buf92_to_gp_19433, merged_1_to_gp_13449);
  Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(lp_in0_2_buf36_to_gp_20425, lp_in1_2_buf84_to_gp_20437, merged_2_to_gp_14461);
  Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(merged_3_to_gp_30473, merged_3_us124_to_gp_14477);
  Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(merged_2_to_gp_14461, merged_3_us124_to_gp_14477, merged_2_reconstruct_lp120_buf123_to_gp_29465);
  Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469);
  Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(merged_1_to_gp_13449, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_1_reconstruct_lp129_buf132_to_gp_28453);
  Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457);
  Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(merged_0_to_gp_12441, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_0_reconstruct_lp138_buf141_to_gp_21445);
  Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(merged_0_reconstruct_lp138_buf141_to_gp_21445, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void two_in_blnd_d_16_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in0_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in1_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    two_in_blnd_d_16(in0_oc, in1_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[15 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[14 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[13 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[12 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[11 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[10 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[9 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[8 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[7 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[6 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[5 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[4 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[3 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[2 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[1 + 16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134; pw_math_in0_oc02_merged2863[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[16pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 134 }
const int pw_math_in0_oc02_merged2863_read_pipe0_num_transfers = 277425;
  // { pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[15 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[14 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[13 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[12 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[11 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[10 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[9 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[8 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[7 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[6 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[5 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[4 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[3 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[2 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[1 + 16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134; pw_math_in1_oc46_merged2693[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[16pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 134 }
const int pw_math_in1_oc46_merged2693_read_pipe0_num_transfers = 277425;
  // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[15 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[14 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[13 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[12 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[11 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[10 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[9 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[8 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[7 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[6 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[5 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[4 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[3 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[2 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[1 + 16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127; pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[16pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 127 }
const int pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0_num_transfers = 262144;


extern "C" {

void two_in_blnd_d_16_accel(hw_uint<512>* pw_math_in0_oc02_merged2863_read_pipe0, hw_uint<512>* pw_math_in1_oc46_merged2693_read_pipe0, hw_uint<512>* pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in0_oc02_merged2863_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_in1_oc46_merged2693_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0 offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = pw_math_in0_oc02_merged2863_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_in1_oc46_merged2693_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > pw_math_in0_oc02_merged2863_read_pipe0_channel;
  static HWStream<hw_uint<512> > pw_math_in1_oc46_merged2693_read_pipe0_channel;
  static HWStream<hw_uint<512> > pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0_channel;

  burst_read<512>(pw_math_in0_oc02_merged2863_read_pipe0, pw_math_in0_oc02_merged2863_read_pipe0_channel, pw_math_in0_oc02_merged2863_read_pipe0_num_transfers*size);
  burst_read<512>(pw_math_in1_oc46_merged2693_read_pipe0, pw_math_in1_oc46_merged2693_read_pipe0_channel, pw_math_in1_oc46_merged2693_read_pipe0_num_transfers*size);

  two_in_blnd_d_16_wrapper(pw_math_in0_oc02_merged2863_read_pipe0_channel, pw_math_in1_oc46_merged2693_read_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0_channel, size);

  burst_write<512>(pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0_num_transfers*size);
}

}
extern "C" {

void two_in_blnd_d_16_rdai(HWStream<hw_uint<512> >& pw_math_in0_oc02_merged2863_read_pipe0, HWStream<hw_uint<512> >& pw_math_in1_oc46_merged2693_read_pipe0, HWStream<hw_uint<512> >&  pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in0_oc02_merged2863_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_in1_oc46_merged2693_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  two_in_blnd_d_16(pw_math_in0_oc02_merged2863_read_pipe0, pw_math_in1_oc46_merged2693_read_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged2882_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

