-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    l_colProcOutStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    l_colProcOutStream_empty_n : IN STD_LOGIC;
    l_colProcOutStream_read : OUT STD_LOGIC;
    l_invTranspBlkMatrixStream2_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    l_invTranspBlkMatrixStream2_full_n : IN STD_LOGIC;
    l_invTranspBlkMatrixStream2_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal l_colProcOutStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal l_invTranspBlkMatrixStream2_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal add_ln154202_reg_580 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln155201_reg_591 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_3200_reg_602 : STD_LOGIC_VECTOR (1 downto 0);
    signal r199_reg_613 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten7198_reg_624 : STD_LOGIC_VECTOR (1 downto 0);
    signal blk_fu_635_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal blk_reg_1010 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal c_fu_649_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_fu_859_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln144_1_fu_865_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln145_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln144_fu_877_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_19_fu_897_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_19_reg_1043 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal c_3_fu_937_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_3_reg_1128 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln154_1_fu_943_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln154_1_reg_1133 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln155_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_reg_1138 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln154_fu_955_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln154_reg_1143 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln154_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal l_memWidePipoBuff_superSample_M_real_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_0_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_0_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_1_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_1_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_2_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_2_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_3_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_3_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_4_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_4_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_5_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_5_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_6_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_6_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_7_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_7_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_real_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_real_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_0_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_0_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_1_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_1_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_2_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_2_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_3_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_3_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_4_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_4_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_5_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_5_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_6_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_6_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_7_ce0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_7_we0 : STD_LOGIC;
    signal l_memWidePipoBuff_superSample_M_imag_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_memWidePipoBuff_superSample_M_imag_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal blk208_reg_513 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln138_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln144207_reg_525 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln144_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145206_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_17205_reg_547 : STD_LOGIC_VECTOR (1 downto 0);
    signal c204_reg_558 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten203_reg_569 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_add_ln154202_phi_fu_584_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_icmp_ln155201_phi_fu_595_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_c_3200_phi_fu_606_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_r199_phi_fu_617_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_indvar_flatten7198_phi_fu_628_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln149_fu_839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln159_fu_917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal select_ln144_fu_641_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln149_fu_827_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln149_fu_833_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln154_fu_889_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln154_fu_905_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln159_fu_911_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    l_memWidePipoBuff_superSample_M_real_V_0_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_0_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_0_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_0_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_0_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_0_q0);

    l_memWidePipoBuff_superSample_M_real_V_1_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_1_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_1_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_1_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_1_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_1_q0);

    l_memWidePipoBuff_superSample_M_real_V_2_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_2_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_2_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_2_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_2_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_2_q0);

    l_memWidePipoBuff_superSample_M_real_V_3_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_3_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_3_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_3_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_3_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_3_q0);

    l_memWidePipoBuff_superSample_M_real_V_4_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_4_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_4_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_4_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_4_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_4_q0);

    l_memWidePipoBuff_superSample_M_real_V_5_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_5_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_5_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_5_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_5_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_5_q0);

    l_memWidePipoBuff_superSample_M_real_V_6_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_6_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_6_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_6_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_6_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_6_q0);

    l_memWidePipoBuff_superSample_M_real_V_7_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_real_V_7_address0,
        ce0 => l_memWidePipoBuff_superSample_M_real_V_7_ce0,
        we0 => l_memWidePipoBuff_superSample_M_real_V_7_we0,
        d0 => l_memWidePipoBuff_superSample_M_real_V_7_d0,
        q0 => l_memWidePipoBuff_superSample_M_real_V_7_q0);

    l_memWidePipoBuff_superSample_M_imag_V_0_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_0_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_0_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_0_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_0_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_0_q0);

    l_memWidePipoBuff_superSample_M_imag_V_1_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_1_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_1_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_1_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_1_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_1_q0);

    l_memWidePipoBuff_superSample_M_imag_V_2_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_2_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_2_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_2_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_2_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_2_q0);

    l_memWidePipoBuff_superSample_M_imag_V_3_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_3_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_3_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_3_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_3_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_3_q0);

    l_memWidePipoBuff_superSample_M_imag_V_4_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_4_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_4_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_4_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_4_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_4_q0);

    l_memWidePipoBuff_superSample_M_imag_V_5_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_5_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_5_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_5_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_5_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_5_q0);

    l_memWidePipoBuff_superSample_M_imag_V_6_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_6_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_6_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_6_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_6_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_6_q0);

    l_memWidePipoBuff_superSample_M_imag_V_7_U : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l_memWidePipoBuff_superSample_M_imag_V_7_address0,
        ce0 => l_memWidePipoBuff_superSample_M_imag_V_7_ce0,
        we0 => l_memWidePipoBuff_superSample_M_imag_V_7_we0,
        d0 => l_memWidePipoBuff_superSample_M_imag_V_7_d0,
        q0 => l_memWidePipoBuff_superSample_M_imag_V_7_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln138_fu_1004_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    add_ln144207_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                add_ln144207_reg_525 <= add_ln144_fu_877_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                add_ln144207_reg_525 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    add_ln154202_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                add_ln154202_reg_580 <= ap_const_lv2_1;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
                add_ln154202_reg_580 <= add_ln154_reg_1143;
            end if; 
        end if;
    end process;

    blk208_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln138_fu_1004_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                blk208_reg_513 <= blk_reg_1010;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                blk208_reg_513 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    c204_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c204_reg_558 <= c_fu_649_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                c204_reg_558 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    c_3200_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                c_3200_reg_602 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
                c_3200_reg_602 <= c_3_reg_1128;
            end if; 
        end if;
    end process;

    icmp_ln145206_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                icmp_ln145206_reg_536 <= icmp_ln145_fu_871_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                icmp_ln145206_reg_536 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    icmp_ln155201_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                icmp_ln155201_reg_591 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
                icmp_ln155201_reg_591 <= icmp_ln155_reg_1138;
            end if; 
        end if;
    end process;

    indvar_flatten203_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvar_flatten203_reg_569 <= add_ln144_1_fu_865_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten203_reg_569 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    indvar_flatten7198_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                indvar_flatten7198_reg_624 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
                indvar_flatten7198_reg_624 <= add_ln154_1_reg_1133;
            end if; 
        end if;
    end process;

    r199_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                r199_reg_613 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
                r199_reg_613 <= r_19_reg_1043;
            end if; 
        end if;
    end process;

    r_17205_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                r_17205_reg_547 <= r_fu_859_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                r_17205_reg_547 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                add_ln154_1_reg_1133 <= add_ln154_1_fu_943_p2;
                add_ln154_reg_1143 <= add_ln154_fu_955_p2;
                c_3_reg_1128 <= c_3_fu_937_p2;
                icmp_ln155_reg_1138 <= icmp_ln155_fu_949_p2;
                r_19_reg_1043 <= r_19_fu_897_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                blk_reg_1010 <= blk_fu_635_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln154_reg_1148 <= icmp_ln154_fu_961_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_CS_fsm_state8, icmp_ln138_fu_1004_p2, icmp_ln144_fu_883_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((l_colProcOutStream_empty_n = ap_const_logic_1) and (icmp_ln144_fu_883_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln138_fu_1004_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln144_1_fu_865_p2 <= std_logic_vector(unsigned(indvar_flatten203_reg_569) + unsigned(ap_const_lv2_1));
    add_ln144_fu_877_p2 <= std_logic_vector(unsigned(c_fu_649_p3) + unsigned(ap_const_lv2_1));
    add_ln149_fu_833_p2 <= std_logic_vector(unsigned(shl_ln149_fu_827_p2) + unsigned(c_fu_649_p3));
    add_ln154_1_fu_943_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten7198_phi_fu_628_p4) + unsigned(ap_const_lv2_1));
    add_ln154_fu_955_p2 <= std_logic_vector(unsigned(r_19_fu_897_p3) + unsigned(ap_const_lv2_1));
    add_ln159_fu_911_p2 <= std_logic_vector(unsigned(select_ln154_fu_889_p3) + unsigned(shl_ln154_fu_905_p2));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(l_colProcOutStream_empty_n)
    begin
        if ((l_colProcOutStream_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(l_invTranspBlkMatrixStream2_full_n, ap_enable_reg_pp1_iter2)
    begin
                ap_block_pp1_stage0_01001 <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (l_invTranspBlkMatrixStream2_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(l_invTranspBlkMatrixStream2_full_n, ap_enable_reg_pp1_iter2)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (l_invTranspBlkMatrixStream2_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(l_invTranspBlkMatrixStream2_full_n, ap_enable_reg_pp1_iter2)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (l_invTranspBlkMatrixStream2_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter2_assign_proc : process(l_invTranspBlkMatrixStream2_full_n)
    begin
                ap_block_state7_pp1_stage0_iter2 <= (l_invTranspBlkMatrixStream2_full_n = ap_const_logic_0);
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln154_fu_961_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_fu_961_p2 = ap_const_lv1_1))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8, icmp_ln138_fu_1004_p2)
    begin
        if (((icmp_ln138_fu_1004_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (l_invTranspBlkMatrixStream2_blk_n and l_colProcOutStream_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_add_ln154202_phi_fu_584_p4_assign_proc : process(ap_block_pp1_stage0, add_ln154202_reg_580, ap_CS_fsm_pp1_stage0, add_ln154_reg_1143, icmp_ln154_reg_1148, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
            ap_phi_mux_add_ln154202_phi_fu_584_p4 <= add_ln154_reg_1143;
        else 
            ap_phi_mux_add_ln154202_phi_fu_584_p4 <= add_ln154202_reg_580;
        end if; 
    end process;


    ap_phi_mux_c_3200_phi_fu_606_p4_assign_proc : process(ap_block_pp1_stage0, c_3200_reg_602, ap_CS_fsm_pp1_stage0, c_3_reg_1128, icmp_ln154_reg_1148, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
            ap_phi_mux_c_3200_phi_fu_606_p4 <= c_3_reg_1128;
        else 
            ap_phi_mux_c_3200_phi_fu_606_p4 <= c_3200_reg_602;
        end if; 
    end process;


    ap_phi_mux_icmp_ln155201_phi_fu_595_p4_assign_proc : process(ap_block_pp1_stage0, icmp_ln155201_reg_591, ap_CS_fsm_pp1_stage0, icmp_ln155_reg_1138, icmp_ln154_reg_1148, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
            ap_phi_mux_icmp_ln155201_phi_fu_595_p4 <= icmp_ln155_reg_1138;
        else 
            ap_phi_mux_icmp_ln155201_phi_fu_595_p4 <= icmp_ln155201_reg_591;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten7198_phi_fu_628_p4_assign_proc : process(ap_block_pp1_stage0, indvar_flatten7198_reg_624, ap_CS_fsm_pp1_stage0, add_ln154_1_reg_1133, icmp_ln154_reg_1148, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten7198_phi_fu_628_p4 <= add_ln154_1_reg_1133;
        else 
            ap_phi_mux_indvar_flatten7198_phi_fu_628_p4 <= indvar_flatten7198_reg_624;
        end if; 
    end process;


    ap_phi_mux_r199_phi_fu_617_p4_assign_proc : process(ap_block_pp1_stage0, r199_reg_613, r_19_reg_1043, ap_CS_fsm_pp1_stage0, icmp_ln154_reg_1148, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln154_reg_1148 = ap_const_lv1_0))) then 
            ap_phi_mux_r199_phi_fu_617_p4 <= r_19_reg_1043;
        else 
            ap_phi_mux_r199_phi_fu_617_p4 <= r199_reg_613;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    blk_fu_635_p2 <= std_logic_vector(unsigned(blk208_reg_513) + unsigned(ap_const_lv3_1));
    c_3_fu_937_p2 <= std_logic_vector(unsigned(select_ln154_fu_889_p3) + unsigned(ap_const_lv2_1));
    c_fu_649_p3 <= 
        add_ln144207_reg_525 when (icmp_ln145206_reg_536(0) = '1') else 
        c204_reg_558;
    icmp_ln138_fu_1004_p2 <= "1" when (blk208_reg_513 = ap_const_lv3_7) else "0";
    icmp_ln144_fu_883_p2 <= "1" when (indvar_flatten203_reg_569 = ap_const_lv2_3) else "0";
    icmp_ln145_fu_871_p2 <= "1" when (r_fu_859_p2 = ap_const_lv2_2) else "0";
    icmp_ln154_fu_961_p2 <= "1" when (ap_phi_mux_indvar_flatten7198_phi_fu_628_p4 = ap_const_lv2_3) else "0";
    icmp_ln155_fu_949_p2 <= "1" when (c_3_fu_937_p2 = ap_const_lv2_2) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln138_fu_1004_p2)
    begin
        if (((icmp_ln138_fu_1004_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    l_colProcOutStream_blk_n_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_colProcOutStream_blk_n <= l_colProcOutStream_empty_n;
        else 
            l_colProcOutStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    l_colProcOutStream_read_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_colProcOutStream_read <= ap_const_logic_1;
        else 
            l_colProcOutStream_read <= ap_const_logic_0;
        end if; 
    end process;


    l_invTranspBlkMatrixStream2_blk_n_assign_proc : process(l_invTranspBlkMatrixStream2_full_n, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            l_invTranspBlkMatrixStream2_blk_n <= l_invTranspBlkMatrixStream2_full_n;
        else 
            l_invTranspBlkMatrixStream2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    l_invTranspBlkMatrixStream2_din <= (((((((((((((((l_memWidePipoBuff_superSample_M_imag_V_7_q0 & l_memWidePipoBuff_superSample_M_real_V_7_q0) & l_memWidePipoBuff_superSample_M_imag_V_6_q0) & l_memWidePipoBuff_superSample_M_real_V_6_q0) & l_memWidePipoBuff_superSample_M_imag_V_5_q0) & l_memWidePipoBuff_superSample_M_real_V_5_q0) & l_memWidePipoBuff_superSample_M_imag_V_4_q0) & l_memWidePipoBuff_superSample_M_real_V_4_q0) & l_memWidePipoBuff_superSample_M_imag_V_3_q0) & l_memWidePipoBuff_superSample_M_real_V_3_q0) & l_memWidePipoBuff_superSample_M_imag_V_2_q0) & l_memWidePipoBuff_superSample_M_real_V_2_q0) & l_memWidePipoBuff_superSample_M_imag_V_1_q0) & l_memWidePipoBuff_superSample_M_real_V_1_q0) & l_memWidePipoBuff_superSample_M_imag_V_0_q0) & l_memWidePipoBuff_superSample_M_real_V_0_q0);

    l_invTranspBlkMatrixStream2_write_assign_proc : process(ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            l_invTranspBlkMatrixStream2_write <= ap_const_logic_1;
        else 
            l_invTranspBlkMatrixStream2_write <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_0_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_0_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_0_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_0_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_0_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_0_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_0_d0 <= l_colProcOutStream_dout(63 downto 32);

    l_memWidePipoBuff_superSample_M_imag_V_0_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_0_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_1_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_1_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_1_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_1_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_1_d0 <= l_colProcOutStream_dout(127 downto 96);

    l_memWidePipoBuff_superSample_M_imag_V_1_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_1_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_2_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_2_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_2_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_2_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_2_d0 <= l_colProcOutStream_dout(191 downto 160);

    l_memWidePipoBuff_superSample_M_imag_V_2_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_2_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_3_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_3_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_3_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_3_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_3_d0 <= l_colProcOutStream_dout(255 downto 224);

    l_memWidePipoBuff_superSample_M_imag_V_3_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_3_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_4_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_4_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_4_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_4_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_4_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_4_d0 <= l_colProcOutStream_dout(319 downto 288);

    l_memWidePipoBuff_superSample_M_imag_V_4_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_4_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_5_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_5_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_5_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_5_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_5_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_5_d0 <= l_colProcOutStream_dout(383 downto 352);

    l_memWidePipoBuff_superSample_M_imag_V_5_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_5_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_6_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_6_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_6_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_6_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_6_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_6_d0 <= l_colProcOutStream_dout(447 downto 416);

    l_memWidePipoBuff_superSample_M_imag_V_6_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_6_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_7_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_imag_V_7_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_imag_V_7_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_imag_V_7_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_imag_V_7_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_imag_V_7_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_imag_V_7_d0 <= l_colProcOutStream_dout(511 downto 480);

    l_memWidePipoBuff_superSample_M_imag_V_7_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_imag_V_7_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_imag_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_0_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_0_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_0_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_0_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_0_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_0_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_0_d0 <= l_colProcOutStream_dout(32 - 1 downto 0);

    l_memWidePipoBuff_superSample_M_real_V_0_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_0_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_1_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_1_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_1_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_1_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_1_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_1_d0 <= l_colProcOutStream_dout(95 downto 64);

    l_memWidePipoBuff_superSample_M_real_V_1_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_1_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_2_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_2_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_2_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_2_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_2_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_2_d0 <= l_colProcOutStream_dout(159 downto 128);

    l_memWidePipoBuff_superSample_M_real_V_2_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_2_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_3_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_3_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_3_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_3_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_3_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_3_d0 <= l_colProcOutStream_dout(223 downto 192);

    l_memWidePipoBuff_superSample_M_real_V_3_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_3_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_4_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_4_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_4_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_4_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_4_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_4_d0 <= l_colProcOutStream_dout(287 downto 256);

    l_memWidePipoBuff_superSample_M_real_V_4_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_4_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_5_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_5_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_5_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_5_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_5_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_5_d0 <= l_colProcOutStream_dout(351 downto 320);

    l_memWidePipoBuff_superSample_M_real_V_5_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_5_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_6_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_6_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_6_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_6_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_6_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_6_d0 <= l_colProcOutStream_dout(415 downto 384);

    l_memWidePipoBuff_superSample_M_real_V_6_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_6_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_7_address0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, zext_ln149_fu_839_p1, zext_ln159_fu_917_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            l_memWidePipoBuff_superSample_M_real_V_7_address0 <= zext_ln159_fu_917_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            l_memWidePipoBuff_superSample_M_real_V_7_address0 <= zext_ln149_fu_839_p1(2 - 1 downto 0);
        else 
            l_memWidePipoBuff_superSample_M_real_V_7_address0 <= "XX";
        end if; 
    end process;


    l_memWidePipoBuff_superSample_M_real_V_7_ce0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            l_memWidePipoBuff_superSample_M_real_V_7_ce0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    l_memWidePipoBuff_superSample_M_real_V_7_d0 <= l_colProcOutStream_dout(479 downto 448);

    l_memWidePipoBuff_superSample_M_real_V_7_we0_assign_proc : process(l_colProcOutStream_empty_n, ap_CS_fsm_state3)
    begin
        if (((l_colProcOutStream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            l_memWidePipoBuff_superSample_M_real_V_7_we0 <= ap_const_logic_1;
        else 
            l_memWidePipoBuff_superSample_M_real_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r_19_fu_897_p3 <= 
        ap_phi_mux_add_ln154202_phi_fu_584_p4 when (ap_phi_mux_icmp_ln155201_phi_fu_595_p4(0) = '1') else 
        ap_phi_mux_r199_phi_fu_617_p4;
    r_fu_859_p2 <= std_logic_vector(unsigned(select_ln144_fu_641_p3) + unsigned(ap_const_lv2_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln144_fu_641_p3 <= 
        ap_const_lv2_0 when (icmp_ln145206_reg_536(0) = '1') else 
        r_17205_reg_547;
    select_ln154_fu_889_p3 <= 
        ap_const_lv2_0 when (ap_phi_mux_icmp_ln155201_phi_fu_595_p4(0) = '1') else 
        ap_phi_mux_c_3200_phi_fu_606_p4;
    shl_ln149_fu_827_p2 <= std_logic_vector(shift_left(unsigned(select_ln144_fu_641_p3),to_integer(unsigned('0' & ap_const_lv2_1(2-1 downto 0)))));
    shl_ln154_fu_905_p2 <= std_logic_vector(shift_left(unsigned(r_19_fu_897_p3),to_integer(unsigned('0' & ap_const_lv2_1(2-1 downto 0)))));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln149_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_fu_833_p2),64));
    zext_ln159_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln159_fu_911_p2),64));
end behav;
