TimeQuest Timing Analyzer report for mce2vga
Fri Dec 08 21:17:28 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 56. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; mce2vga                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.6%      ;
;     Processor 3            ;   5.4%      ;
;     Processor 4            ;   5.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; mce2vga.sdc   ; OK     ; Fri Dec 08 21:17:25 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; CLK                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { CLK }                                              ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 5         ; 13          ;       ;        ;           ;            ; false    ; CLK    ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 35.384 ; 28.26 MHz  ; 0.000 ; 17.692 ; 50.00      ; 23        ; 13          ;       ;        ;           ;            ; false    ; CLK    ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLK    ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[0] } ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; CLK    ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[1] } ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLK    ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 75.15 MHz  ; 75.15 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 126.34 MHz ; 126.34 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 162.81 MHz ; 162.81 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 164.42 MHz ; 164.42 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 168.92 MHz ; 168.92 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.550  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 2.648  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 2.810  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 22.077 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 31.767 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.393 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.430 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 5.773 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 1.645 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.491  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 4.060  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 4.084  ; 0.000         ;
; CLK                                              ; 9.895  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 17.407 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 19.556 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.550 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 6.062      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.592 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.573     ; 5.528      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.721 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.891      ;
; 1.864 ; ega_genlock:ega_genlock|hcount[1]         ; ega_genlock:ega_genlock|row_number[9] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 5.254      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.925 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.582     ; 5.186      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.932 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.680      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.949 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.657      ;
; 1.985 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[0]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.354      ; 6.062      ;
; 1.985 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[1]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.354      ; 6.062      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
; 1.990 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.087     ; 5.616      ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.648 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.999      ;
; 2.664 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.983      ;
; 2.664 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.983      ;
; 2.664 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.983      ;
; 2.667 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.010      ;
; 2.675 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.958      ;
; 2.677 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.956      ;
; 2.679 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.968      ;
; 2.686 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.961      ;
; 2.698 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.949      ;
; 2.698 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.949      ;
; 2.698 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.949      ;
; 2.702 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.945      ;
; 2.702 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.945      ;
; 2.702 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.945      ;
; 2.713 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.920      ;
; 2.715 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.918      ;
; 2.717 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.930      ;
; 2.736 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.911      ;
; 2.736 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.911      ;
; 2.736 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.911      ;
; 2.753 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[16] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.080     ; 5.898      ;
; 2.772 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 5.901      ;
; 2.773 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 5.900      ;
; 2.783 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.864      ;
; 2.785 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.889      ;
; 2.786 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.888      ;
; 2.791 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.883      ;
; 2.792 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.882      ;
; 2.792 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.882      ;
; 2.793 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.881      ;
; 2.793 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.881      ;
; 2.799 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.848      ;
; 2.799 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.848      ;
; 2.799 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.848      ;
; 2.800 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[17] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 5.877      ;
; 2.805 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|SramAddress[10] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.844      ;
; 2.809 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.840      ;
; 2.809 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|SramAddress[10] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.840      ;
; 2.810 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.823      ;
; 2.812 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.098     ; 5.821      ;
; 2.813 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.836      ;
; 2.814 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.833      ;
; 2.815 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 5.858      ;
; 2.816 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 5.857      ;
; 2.817 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 5.856      ;
; 2.828 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.846      ;
; 2.829 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.845      ;
; 2.830 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.844      ;
; 2.833 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.814      ;
; 2.833 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.814      ;
; 2.833 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.814      ;
; 2.841 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[14]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.080     ; 5.810      ;
; 2.841 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[10]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.080     ; 5.810      ;
; 2.841 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.080     ; 5.810      ;
; 2.841 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.080     ; 5.810      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[13]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[12]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[11]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[10]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[9]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[8]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[5]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[4]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[3]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[2]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[1]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.869 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[0]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 5.780      ;
; 2.871 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 5.781      ;
; 2.871 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 5.781      ;
; 2.871 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 5.781      ;
; 2.871 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 5.781      ;
; 2.871 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 5.781      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[4]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.874 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 5.793      ;
; 2.875 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.778      ;
; 2.875 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.778      ;
; 2.875 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.778      ;
; 2.875 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.778      ;
; 2.875 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.778      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[17]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[16]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[15]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[13]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[12]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[11]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.877 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[9]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 5.791      ;
; 2.880 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 5.786      ;
; 2.880 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 5.786      ;
; 2.884 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.769      ;
; 2.884 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.769      ;
; 2.884 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.769      ;
; 2.884 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.769      ;
; 2.884 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.078     ; 5.769      ;
; 2.890 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 5.757      ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.810 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.839      ;
; 2.883 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.772      ;
; 2.902 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.753      ;
; 2.909 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.763      ;
; 2.949 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.723      ;
; 2.967 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.705      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.968 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.681      ;
; 2.977 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.695      ;
; 2.984 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.688      ;
; 3.029 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.626      ;
; 3.033 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.639      ;
; 3.048 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.607      ;
; 3.055 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.617      ;
; 3.059 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.596      ;
; 3.065 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.607      ;
; 3.068 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.604      ;
; 3.078 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.577      ;
; 3.085 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.587      ;
; 3.095 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.560      ;
; 3.095 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.577      ;
; 3.104 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.546      ;
; 3.104 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.546      ;
; 3.106 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.544      ;
; 3.113 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.559      ;
; 3.123 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.549      ;
; 3.124 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.526      ;
; 3.124 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.526      ;
; 3.125 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.547      ;
; 3.126 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.524      ;
; 3.130 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.542      ;
; 3.143 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.529      ;
; 3.150 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.522      ;
; 3.153 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.519      ;
; 3.160 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.512      ;
; 3.175 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.480      ;
; 3.179 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.493      ;
; 3.194 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.461      ;
; 3.201 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.471      ;
; 3.205 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.450      ;
; 3.209 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.463      ;
; 3.211 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.461      ;
; 3.214 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.458      ;
; 3.224 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.431      ;
; 3.231 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.441      ;
; 3.241 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.414      ;
; 3.241 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.431      ;
; 3.241 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.431      ;
; 3.243 ; cga_genlock:cga_genlock|hcount[3]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.412      ;
; 3.244 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.428      ;
; 3.252 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[0]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 0.360      ; 5.839      ;
; 3.252 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[1]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 0.360      ; 5.839      ;
; 3.259 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.413      ;
; 3.261 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.389      ;
; 3.261 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.389      ;
; 3.263 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.387      ;
; 3.266 ; cga_genlock:cga_genlock|hcount[11]           ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.389      ;
; 3.269 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.403      ;
; 3.270 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[9]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.380      ;
; 3.270 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[11] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.380      ;
; 3.271 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.384      ;
; 3.271 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.401      ;
; 3.276 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.396      ;
; 3.284 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.366      ;
; 3.284 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.366      ;
; 3.286 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.364      ;
; 3.289 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.383      ;
; 3.290 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[9]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.360      ;
; 3.290 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[11] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.081     ; 5.360      ;
; 3.296 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.376      ;
; 3.299 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.373      ;
; 3.303 ; cga_genlock:cga_genlock|hcount[7]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 5.352      ;
; 3.306 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.366      ;
; 3.311 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.338      ;
; 3.311 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 5.338      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.077 ; vga_video:mda_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 9.210      ;
; 22.708 ; vga_video:hgc_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 8.565      ;
; 23.097 ; vga_video:hgc_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.974     ; 8.168      ;
; 23.249 ; vga_video:mda_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.955     ; 8.035      ;
; 23.276 ; vga_video:mda_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.974     ; 7.989      ;
; 23.562 ; vga_video:mda_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 7.725      ;
; 24.069 ; vga_video:hgc_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 7.204      ;
; 24.145 ; vga_video:mda_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.955     ; 7.139      ;
; 24.176 ; vga_video:mda_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.955     ; 7.108      ;
; 24.188 ; vga_video:mda_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.955     ; 7.096      ;
; 24.238 ; vga_video:hgc_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 7.035      ;
; 24.313 ; vga_video:mda_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 6.974      ;
; 24.434 ; vga_video:mda_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 6.853      ;
; 24.437 ; vga_video:hgc_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 6.836      ;
; 24.460 ; vga_video:hgc_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.964     ; 6.815      ;
; 24.465 ; vga_video:mda_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 6.822      ;
; 24.467 ; vga_video:mda_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 6.820      ;
; 24.472 ; vga_video:mda_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.972     ; 6.795      ;
; 24.584 ; vga_video:hgc_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.977     ; 6.678      ;
; 24.590 ; vga_video:hgc_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.974     ; 6.675      ;
; 24.592 ; vga_video:hgc_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.972     ; 6.675      ;
; 24.612 ; vga_video:hgc_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.964     ; 6.663      ;
; 24.677 ; vga_video:hgc_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 6.596      ;
; 24.679 ; vga_video:mda_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.965     ; 6.595      ;
; 24.686 ; vga_video:hgc_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 6.587      ;
; 24.691 ; vga_video:mda_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.952     ; 6.596      ;
; 24.756 ; vga_video:hgc_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.964     ; 6.519      ;
; 24.767 ; vga_video:hgc_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.966     ; 6.506      ;
; 24.854 ; vga_video:hgc_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.964     ; 6.421      ;
; 24.916 ; vga_video:mda_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.977     ; 6.346      ;
; 24.918 ; vga_video:hgc_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.986     ; 6.335      ;
; 24.978 ; vga_video:mda_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.963     ; 6.298      ;
; 25.060 ; vga_video:mda_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.975     ; 6.204      ;
; 25.068 ; vga_video:mda_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.948     ; 6.223      ;
; 25.079 ; vga_video:mda_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.985     ; 6.175      ;
; 25.168 ; vga_video:hgc_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.948     ; 6.123      ;
; 25.207 ; vga_video:hgc_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.975     ; 6.057      ;
; 25.220 ; vga_video:hgc_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.985     ; 6.034      ;
; 25.250 ; vga_video:hgc_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.986     ; 6.003      ;
; 25.263 ; vga_video:mda_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.970     ; 6.006      ;
; 25.275 ; vga_video:hgc_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.971     ; 5.993      ;
; 25.299 ; vga_video:hgc_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.964     ; 5.976      ;
; 25.321 ; vga_video:mda_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.970     ; 5.948      ;
; 25.328 ; vga_video:mda_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.971     ; 5.940      ;
; 25.422 ; vga_video:hgc_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.963     ; 5.854      ;
; 25.439 ; vga_video:mda_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.974     ; 5.826      ;
; 25.442 ; vga_video:hgc_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.970     ; 5.827      ;
; 25.446 ; vga_video:mda_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.945     ; 5.848      ;
; 25.461 ; vga_video:hgc_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.972     ; 5.806      ;
; 25.501 ; vga_video:hgc_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.970     ; 5.768      ;
; 25.512 ; vga_video:hgc_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.973     ; 5.754      ;
; 25.526 ; vga_video:mda_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.986     ; 5.727      ;
; 25.577 ; vga_video:mda_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.973     ; 5.689      ;
; 25.657 ; vga_video:mda_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.973     ; 5.609      ;
; 25.660 ; vga_video:hgc_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.974     ; 5.605      ;
; 25.685 ; vga_video:mda_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.972     ; 5.582      ;
; 26.795 ; vga_video:mda_vga_video|hcount[3]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.249      ; 8.886      ;
; 26.812 ; vga_video:mda_vga_video|hcount[4]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.249      ; 8.869      ;
; 27.001 ; vga_video:mda_vga_video|hcount[2]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.249      ; 8.680      ;
; 27.015 ; SW1                                    ; LED3                                                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.000      ; 8.099      ;
; 27.152 ; vga_video:mda_vga_video|hcount[1]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.249      ; 8.529      ;
; 27.591 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.720      ;
; 27.608 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.703      ;
; 27.622 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.689      ;
; 27.639 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.672      ;
; 27.655 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.659      ;
; 27.666 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.648      ;
; 27.672 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.642      ;
; 27.683 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.631      ;
; 27.712 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.599      ;
; 27.729 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.582      ;
; 27.797 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.514      ;
; 27.798 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.516      ;
; 27.815 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.499      ;
; 27.823 ; vga_video:hgc_vga_video|hcount[3]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.237      ; 7.846      ;
; 27.828 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.483      ;
; 27.861 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.453      ;
; 27.865 ; vga_video:hgc_vga_video|hcount[4]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.237      ; 7.804      ;
; 27.872 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.442      ;
; 27.918 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.393      ;
; 27.946 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.368      ;
; 27.948 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.363      ;
; 27.963 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.351      ;
; 27.974 ; vga_video:hgc_vga_video|hcount[2]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.237      ; 7.695      ;
; 27.979 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.332      ;
; 27.984 ; vga_video:mda_vga_video|hcount[6]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.249      ; 7.697      ;
; 27.994 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.320      ;
; 28.004 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.310      ;
; 28.011 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.303      ;
; 28.012 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.302      ;
; 28.023 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.291      ;
; 28.069 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.074     ; 7.242      ;
; 28.090 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[3]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.224      ;
; 28.107 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[3]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.207      ;
; 28.127 ; vga_video:mda_vga_video|hcount[8]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.250      ; 7.555      ;
; 28.152 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.162      ;
; 28.155 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.159      ;
; 28.195 ; vga_video:hgc_vga_video|hcount[8]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.236      ; 7.473      ;
; 28.200 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.071     ; 7.114      ;
; 28.207 ; vga_video:hgc_vga_video|hcount[1]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.237      ; 7.462      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 31.767 ; vga_video:ega_vga_video|hcount[14] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 8.202      ;
; 31.988 ; vga_video:ega_vga_video|hcount[15] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 7.981      ;
; 32.153 ; vga_video:ega_vga_video|hcount[13] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 7.816      ;
; 32.289 ; vga_video:ega_vga_video|hcount[12] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 7.680      ;
; 32.316 ; vga_video:cga_vga_video|hcount[5]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.231      ; 7.645      ;
; 32.386 ; vga_video:cga_vga_video|hcount[4]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.231      ; 7.575      ;
; 32.526 ; vga_video:ega_vga_video|hcount[11] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 7.443      ;
; 32.542 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 7.069      ;
; 32.656 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.955      ;
; 32.713 ; vga_video:cga_vga_video|hcount[6]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.231      ; 7.248      ;
; 32.759 ; vga_video:ega_vga_video|hcount[8]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.238      ; 7.209      ;
; 32.763 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.848      ;
; 32.769 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.842      ;
; 32.772 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.839      ;
; 32.776 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.820      ;
; 32.802 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.809      ;
; 32.818 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.778      ;
; 32.845 ; vga_video:ega_vga_video|hcount[10] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 7.124      ;
; 32.858 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.738      ;
; 32.874 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.722      ;
; 32.877 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.734      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.885 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.719      ;
; 32.891 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.714      ;
; 32.891 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.714      ;
; 32.891 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.714      ;
; 32.891 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.714      ;
; 32.922 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.674      ;
; 32.928 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.683      ;
; 32.949 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.662      ;
; 32.953 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.658      ;
; 32.961 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.635      ;
; 32.980 ; vga_video:ega_vga_video|hcount[7]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 6.989      ;
; 32.990 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.621      ;
; 32.993 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.618      ;
; 32.996 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.615      ;
; 33.002 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.594      ;
; 33.016 ; vga_video:ega_vga_video|hcount[9]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.238      ; 6.952      ;
; 33.018 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.578      ;
; 33.023 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.588      ;
; 33.042 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.569      ;
; 33.064 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.547      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.073 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.540      ;
; 33.094 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.517      ;
; 33.149 ; vga_video:ega_vga_video|hcount[6]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.239      ; 6.820      ;
; 33.155 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.456      ;
; 33.158 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.453      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.162 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.442      ;
; 33.168 ; vga_video:cga_vga_video|hcount[13] ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.231      ; 6.793      ;
; 33.168 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.437      ;
; 33.168 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.437      ;
; 33.168 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.437      ;
; 33.168 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.437      ;
; 33.170 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.441      ;
; 33.173 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.423      ;
; 33.174 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.437      ;
; 33.175 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.421      ;
; 33.178 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.433      ;
; 33.188 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.423      ;
; 33.204 ; vga_video:cga_vga_video|hcount[13] ; vga_video:cga_vga_video|vcount[15]                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.082     ; 6.397      ;
; 33.216 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.380      ;
; 33.217 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 6.394      ;
; 33.239 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.357      ;
; 33.242 ; vga_video:ega_vga_video|hcount[5]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.238      ; 6.726      ;
; 33.244 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.352      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.251 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.362      ;
; 33.260 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.087     ; 6.336      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.277 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.327      ;
; 33.283 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.322      ;
; 33.283 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.322      ;
; 33.283 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.322      ;
; 33.283 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.322      ;
; 33.290 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.322      ;
; 33.290 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.322      ;
; 33.290 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.322      ;
; 33.290 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.322      ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.393 ; sram:ega_sram|pixel_out[12]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.131      ;
; 0.401 ; sram:ega_sram|pixel_out[11]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.139      ;
; 0.405 ; sram:ega_sram|pixel_out[5]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.143      ;
; 0.408 ; sram:ega_sram|pixel_out[10]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.146      ;
; 0.410 ; sram:mda_sram|pixel_out[13]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.145      ;
; 0.411 ; sram:ega_sram|pixel_out[4]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.146      ;
; 0.414 ; sram:mda_sram|pixel_out[8]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.149      ;
; 0.416 ; sram:mda_sram|pixel_out[2]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.151      ;
; 0.416 ; sram:mda_sram|pixel_out[11]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.151      ;
; 0.417 ; sram:mda_sram|pixel_out[4]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.152      ;
; 0.419 ; sram:ega_sram|pixel_out[9]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.154      ;
; 0.419 ; sram:mda_sram|pixel_out[0]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.154      ;
; 0.419 ; sram:mda_sram|pixel_out[10]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.154      ;
; 0.420 ; sram:ega_sram|pixel_out[0]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.155      ;
; 0.421 ; sram:ega_sram|pixel_out[8]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.156      ;
; 0.424 ; sram:ega_sram|pixel_out[13]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.159      ;
; 0.424 ; sram:mda_sram|pixel_out[1]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.159      ;
; 0.424 ; sram:mda_sram|pixel_out[3]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.159      ;
; 0.425 ; sram:ega_sram|pixel_out[2]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.484      ; 1.163      ;
; 0.425 ; sram:mda_sram|load_col[4]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.155      ;
; 0.427 ; sram:mda_sram|load_col[3]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.157      ;
; 0.428 ; sram:mda_sram|pixel_out[9]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.163      ;
; 0.433 ; sram:mda_sram|load_col[7]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.163      ;
; 0.436 ; sram:mda_sram|load_col[5]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.166      ;
; 0.437 ; sram:ega_sram|pixel_out[1]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.172      ;
; 0.439 ; sram:mda_sram|pixel_out[5]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.174      ;
; 0.441 ; sram:mda_sram|pixel_out[12]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.176      ;
; 0.452 ; sram:hgc_sram|SramAddress[15]              ; sram:hgc_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[12]              ; sram:hgc_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[11]              ; sram:hgc_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[9]               ; sram:hgc_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[8]               ; sram:hgc_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[7]               ; sram:hgc_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[6]               ; sram:hgc_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:mda_sram|SramAddress[5]               ; sram:mda_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[5]               ; sram:hgc_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:mda_sram|SramAddress[4]               ; sram:mda_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[4]               ; sram:hgc_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[3]               ; sram:hgc_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[2]               ; sram:hgc_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[1]               ; sram:hgc_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:mda_sram|SramAddress[0]               ; sram:mda_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:mda_sram|SramRoutine.SramRoutine_Load ; sram:mda_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mda_genlock:mda_genlock|wr_req             ; mda_genlock:mda_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramAddress[0]               ; sram:hgc_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:hgc_sram|SramRoutine.SramRoutine_Load ; sram:hgc_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|wr_req             ; hgc_genlock:hgc_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|store_col[0]                 ; sram:cga_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramAddress[8]               ; sram:cga_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramAddress[7]               ; sram:cga_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramAddress[5]               ; sram:cga_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramAddress[4]               ; sram:cga_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramAddress[1]               ; sram:cga_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sram:cga_sram|SramRoutine.SramRoutine_Load ; sram:cga_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_video:cga_vga_video|rd_req             ; vga_video:cga_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sram:ega_sram|pixel_out[3]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.188      ;
; 0.453 ; sram:mda_sram|SramAddress[17]              ; sram:mda_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|SramAddress[17]              ; sram:hgc_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[16]              ; sram:mda_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|SramAddress[16]              ; sram:hgc_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[15]              ; sram:mda_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[14]              ; sram:mda_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|SramAddress[14]              ; sram:hgc_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[13]              ; sram:mda_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|SramAddress[13]              ; sram:hgc_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[12]              ; sram:mda_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[11]              ; sram:mda_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[10]              ; sram:mda_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|SramAddress[10]              ; sram:hgc_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[9]               ; sram:mda_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[8]               ; sram:mda_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[7]               ; sram:mda_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[2]               ; sram:mda_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[1]               ; sram:mda_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_video:mda_vga_video|rd_req             ; vga_video:mda_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_video:hgc_vga_video|rd_req             ; vga_video:hgc_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|store_col[0]                 ; sram:ega_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:hgc_sram|store_col[0]                 ; sram:hgc_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[17]              ; sram:cga_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[16]              ; sram:ega_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[16]              ; sram:cga_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[14]              ; sram:cga_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[13]              ; sram:cga_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[12]              ; sram:ega_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[12]              ; sram:cga_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[9]               ; sram:ega_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[9]               ; sram:cga_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[8]               ; sram:ega_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[7]               ; sram:ega_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[6]               ; sram:mda_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[6]               ; sram:ega_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[6]               ; sram:cga_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[5]               ; sram:ega_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[4]               ; sram:ega_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:mda_sram|SramAddress[3]               ; sram:mda_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[3]               ; sram:ega_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[3]               ; sram:cga_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[2]               ; sram:ega_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:cga_sram|SramAddress[2]               ; sram:cga_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sram:ega_sram|SramAddress[1]               ; sram:ega_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.430 ; sync_level:hgc_sync_level|sync            ; sync_level:hgc_sync_level|sync                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.432 ; sync_level:ega_sync_level|\process_3:sync ; sync_level:ega_sync_level|\process_3:sync                                                                 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; sync_level:ega_sync_level|sync            ; sync_level:ega_sync_level|sync                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sync_level:ega_sync_level|peak_hi[11]     ; sync_level:ega_sync_level|peak_hi[11]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sync_level:ega_sync_level|peak_hi[9]      ; sync_level:ega_sync_level|peak_hi[9]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sync_level:ega_sync_level|peak_hi[4]      ; sync_level:ega_sync_level|peak_hi[4]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sync_level:mda_sync_level|sync            ; sync_level:mda_sync_level|sync                                                                            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.445 ; mda_genlock:mda_genlock|pixel[5]          ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.179      ;
; 0.445 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|peak[0]                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[9]     ; hgc_genlock:hgc_genlock|row_number[9]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[8]     ; hgc_genlock:hgc_genlock|row_number[8]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[7]     ; hgc_genlock:hgc_genlock|row_number[7]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[6]     ; hgc_genlock:hgc_genlock|row_number[6]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[5]     ; hgc_genlock:hgc_genlock|row_number[5]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[4]     ; hgc_genlock:hgc_genlock|row_number[4]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[3]     ; hgc_genlock:hgc_genlock|row_number[3]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[2]     ; hgc_genlock:hgc_genlock|row_number[2]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[1]     ; hgc_genlock:hgc_genlock|row_number[1]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|row_number[0]     ; hgc_genlock:hgc_genlock|row_number[0]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|store_trg         ; hgc_genlock:hgc_genlock|store_trg                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mda_genlock:mda_genlock|pixel[4]          ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.186      ;
; 0.452 ; hgc_genlock:hgc_genlock|col_number[9]     ; hgc_genlock:hgc_genlock|col_number[9]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|col_number[8]     ; hgc_genlock:hgc_genlock|col_number[8]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|col_number[7]     ; hgc_genlock:hgc_genlock|col_number[7]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|col_number[5]     ; hgc_genlock:hgc_genlock|col_number[5]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|col_number[0]     ; hgc_genlock:hgc_genlock|col_number[0]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|\process_16:i[3]  ; hgc_genlock:hgc_genlock|\process_16:i[3]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|\process_16:i[1]  ; hgc_genlock:hgc_genlock|\process_16:i[1]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|\process_16:i[0]  ; hgc_genlock:hgc_genlock|\process_16:i[0]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ega_genlock:ega_genlock|\process_2:latch  ; ega_genlock:ega_genlock|\process_2:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ega_genlock:ega_genlock|\process_1:latch  ; ega_genlock:ega_genlock|\process_1:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mda_genlock:mda_genlock|\process_2:latch  ; mda_genlock:mda_genlock|\process_2:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mda_genlock:mda_genlock|\process_1:latch  ; mda_genlock:mda_genlock|\process_1:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ega_genlock:ega_genlock|\process_3:latch  ; ega_genlock:ega_genlock|\process_3:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hgc_genlock:hgc_genlock|\process_4:latch  ; hgc_genlock:hgc_genlock|\process_4:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[27]     ; sync_level:ega_sync_level|peak_lo[27]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[26]     ; sync_level:ega_sync_level|peak_lo[26]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[25]     ; sync_level:ega_sync_level|peak_lo[25]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[24]     ; sync_level:ega_sync_level|peak_lo[24]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[23]     ; sync_level:ega_sync_level|peak_lo[23]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[22]     ; sync_level:ega_sync_level|peak_lo[22]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[21]     ; sync_level:ega_sync_level|peak_lo[21]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[20]     ; sync_level:ega_sync_level|peak_lo[20]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[19]     ; sync_level:ega_sync_level|peak_lo[19]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[18]     ; sync_level:ega_sync_level|peak_lo[18]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[17]     ; sync_level:ega_sync_level|peak_lo[17]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[16]     ; sync_level:ega_sync_level|peak_lo[16]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[15]     ; sync_level:ega_sync_level|peak_lo[15]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[14]     ; sync_level:ega_sync_level|peak_lo[14]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[12]     ; sync_level:ega_sync_level|peak_lo[12]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[2]      ; sync_level:ega_sync_level|peak_lo[2]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_lo[1]      ; sync_level:ega_sync_level|peak_lo[1]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[27]     ; sync_level:ega_sync_level|peak_hi[27]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[26]     ; sync_level:ega_sync_level|peak_hi[26]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[25]     ; sync_level:ega_sync_level|peak_hi[25]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[24]     ; sync_level:ega_sync_level|peak_hi[24]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[23]     ; sync_level:ega_sync_level|peak_hi[23]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[22]     ; sync_level:ega_sync_level|peak_hi[22]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[21]     ; sync_level:ega_sync_level|peak_hi[21]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[20]     ; sync_level:ega_sync_level|peak_hi[20]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[19]     ; sync_level:ega_sync_level|peak_hi[19]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[18]     ; sync_level:ega_sync_level|peak_hi[18]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[17]     ; sync_level:ega_sync_level|peak_hi[17]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[16]     ; sync_level:ega_sync_level|peak_hi[16]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[15]     ; sync_level:ega_sync_level|peak_hi[15]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[14]     ; sync_level:ega_sync_level|peak_hi[14]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[13]     ; sync_level:ega_sync_level|peak_hi[13]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[12]     ; sync_level:ega_sync_level|peak_hi[12]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:ega_sync_level|peak_hi[10]     ; sync_level:ega_sync_level|peak_hi[10]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[9]     ; mda_genlock:mda_genlock|row_number[9]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hgc_genlock:hgc_genlock|\process_1:latch  ; hgc_genlock:hgc_genlock|\process_1:latch                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[8]     ; mda_genlock:mda_genlock|row_number[8]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[7]     ; mda_genlock:mda_genlock|row_number[7]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[6]     ; mda_genlock:mda_genlock|row_number[6]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[5]     ; mda_genlock:mda_genlock|row_number[5]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[4]     ; mda_genlock:mda_genlock|row_number[4]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[3]     ; mda_genlock:mda_genlock|row_number[3]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[2]     ; mda_genlock:mda_genlock|row_number[2]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[1]     ; mda_genlock:mda_genlock|row_number[1]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|row_number[0]     ; mda_genlock:mda_genlock|row_number[0]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|store_trg         ; mda_genlock:mda_genlock|store_trg                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[9]     ; mda_genlock:mda_genlock|col_number[9]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[8]     ; mda_genlock:mda_genlock|col_number[8]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[7]     ; mda_genlock:mda_genlock|col_number[7]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[6]     ; mda_genlock:mda_genlock|col_number[6]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[5]     ; mda_genlock:mda_genlock|col_number[5]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[4]     ; mda_genlock:mda_genlock|col_number[4]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[3]     ; mda_genlock:mda_genlock|col_number[3]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[2]     ; mda_genlock:mda_genlock|col_number[2]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[1]     ; mda_genlock:mda_genlock|col_number[1]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mda_genlock:mda_genlock|col_number[0]     ; mda_genlock:mda_genlock|col_number[0]                                                                     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_18:i[3]  ; ega_genlock:ega_genlock|\process_18:i[3]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_18:i[2]  ; ega_genlock:ega_genlock|\process_18:i[2]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_18:i[1]  ; ega_genlock:ega_genlock|\process_18:i[1]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_18:i[0]  ; ega_genlock:ega_genlock|\process_18:i[0]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_17:i[3]  ; ega_genlock:ega_genlock|\process_17:i[3]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_17:i[2]  ; ega_genlock:ega_genlock|\process_17:i[2]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_17:i[1]  ; ega_genlock:ega_genlock|\process_17:i[1]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_17:i[0]  ; ega_genlock:ega_genlock|\process_17:i[0]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ega_genlock:ega_genlock|\process_16:i[3]  ; ega_genlock:ega_genlock|\process_16:i[3]                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.433 ; sync_level:cga_sync_level|sync               ; sync_level:cga_sync_level|sync               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; cga_genlock:cga_genlock|\process_1:latch     ; cga_genlock:cga_genlock|\process_1:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|\process_3:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[27]        ; sync_level:cga_sync_level|peak_hi[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[26]        ; sync_level:cga_sync_level|peak_hi[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[25]        ; sync_level:cga_sync_level|peak_hi[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[24]        ; sync_level:cga_sync_level|peak_hi[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[23]        ; sync_level:cga_sync_level|peak_hi[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[22]        ; sync_level:cga_sync_level|peak_hi[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[21]        ; sync_level:cga_sync_level|peak_hi[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[20]        ; sync_level:cga_sync_level|peak_hi[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[19]        ; sync_level:cga_sync_level|peak_hi[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[18]        ; sync_level:cga_sync_level|peak_hi[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[15]        ; sync_level:cga_sync_level|peak_hi[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[13]        ; sync_level:cga_sync_level|peak_hi[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[11]        ; sync_level:cga_sync_level|peak_hi[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[5]         ; sync_level:cga_sync_level|peak_hi[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[4]         ; sync_level:cga_sync_level|peak_hi[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[3]         ; sync_level:cga_sync_level|peak_hi[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[2]         ; sync_level:cga_sync_level|peak_hi[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[1]         ; sync_level:cga_sync_level|peak_hi[1]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_hi[0]         ; sync_level:cga_sync_level|peak_hi[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[26]        ; sync_level:cga_sync_level|peak_lo[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[25]        ; sync_level:cga_sync_level|peak_lo[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[24]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[22]        ; sync_level:cga_sync_level|peak_lo[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[21]        ; sync_level:cga_sync_level|peak_lo[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[20]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[19]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[9]         ; sync_level:cga_sync_level|peak_lo[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[6]         ; sync_level:cga_sync_level|peak_lo[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[3]         ; sync_level:cga_sync_level|peak_lo[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sync_level:cga_sync_level|peak_lo[0]         ; sync_level:cga_sync_level|peak_lo[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_16:i[3]     ; cga_genlock:cga_genlock|\process_16:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_16:i[2]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_16:i[0]     ; cga_genlock:cga_genlock|\process_16:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_15:i[3]     ; cga_genlock:cga_genlock|\process_15:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_15:i[2]     ; cga_genlock:cga_genlock|\process_15:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_15:i[1]     ; cga_genlock:cga_genlock|\process_15:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_15:i[0]     ; cga_genlock:cga_genlock|\process_15:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_17:i[2]     ; cga_genlock:cga_genlock|\process_17:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_17:i[1]     ; cga_genlock:cga_genlock|\process_17:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_17:i[0]     ; cga_genlock:cga_genlock|\process_17:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|i[3]                 ; cga_genlock:cga_genlock|i[3]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|i[2]                 ; cga_genlock:cga_genlock|i[2]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|i[1]                 ; cga_genlock:cga_genlock|i[1]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|i[0]                 ; cga_genlock:cga_genlock|i[0]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_2:latch     ; cga_genlock:cga_genlock|\process_2:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|\process_4:latch     ; cga_genlock:cga_genlock|\process_4:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|store_trg            ; cga_genlock:cga_genlock|store_trg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cga_genlock:cga_genlock|latch                ; cga_genlock:cga_genlock|latch                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[17]        ; sync_level:cga_sync_level|peak_hi[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[16]        ; sync_level:cga_sync_level|peak_hi[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[14]        ; sync_level:cga_sync_level|peak_hi[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[12]        ; sync_level:cga_sync_level|peak_hi[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[10]        ; sync_level:cga_sync_level|peak_hi[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[9]         ; sync_level:cga_sync_level|peak_hi[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[8]         ; sync_level:cga_sync_level|peak_hi[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[7]         ; sync_level:cga_sync_level|peak_hi[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_hi[6]         ; sync_level:cga_sync_level|peak_hi[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[23]        ; sync_level:cga_sync_level|peak_lo[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[18]        ; sync_level:cga_sync_level|peak_lo[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[17]        ; sync_level:cga_sync_level|peak_lo[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[16]        ; sync_level:cga_sync_level|peak_lo[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[15]        ; sync_level:cga_sync_level|peak_lo[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[14]        ; sync_level:cga_sync_level|peak_lo[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[13]        ; sync_level:cga_sync_level|peak_lo[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[12]        ; sync_level:cga_sync_level|peak_lo[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[11]        ; sync_level:cga_sync_level|peak_lo[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[10]        ; sync_level:cga_sync_level|peak_lo[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[8]         ; sync_level:cga_sync_level|peak_lo[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[7]         ; sync_level:cga_sync_level|peak_lo[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[5]         ; sync_level:cga_sync_level|peak_lo[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[4]         ; sync_level:cga_sync_level|peak_lo[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|peak_lo[2]         ; sync_level:cga_sync_level|peak_lo[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_level:cga_sync_level|\process_3:sync    ; sync_level:cga_sync_level|\process_3:sync    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; cga_genlock:cga_genlock|\process_1:peak[0]   ; cga_genlock:cga_genlock|\process_1:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; cga_genlock:cga_genlock|\process_3:peak[0]   ; cga_genlock:cga_genlock|\process_3:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|peak[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cga_genlock:cga_genlock|\process_2:peak[0]   ; cga_genlock:cga_genlock|\process_2:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cga_genlock:cga_genlock|\process_4:peak[0]   ; cga_genlock:cga_genlock|\process_4:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cga_genlock:cga_genlock|peak[0]              ; cga_genlock:cga_genlock|peak[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.509 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|adj_trg_up           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.516 ; cga_genlock:cga_genlock|adj_x[0]             ; cga_genlock:cga_genlock|adjust_x[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; cga_genlock:cga_genlock|adj_x[1]             ; cga_genlock:cga_genlock|adjust_x[1]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; cga_genlock:cga_genlock|adj_x[4]             ; cga_genlock:cga_genlock|adjust_x[4]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; cga_genlock:cga_genlock|adj_y[3]             ; cga_genlock:cga_genlock|adjust_y[3]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.812      ;
; 0.533 ; cga_genlock:cga_genlock|adj_x[2]             ; cga_genlock:cga_genlock|adjust_x[2]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.608 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.902      ;
; 0.610 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[20]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.904      ;
; 0.610 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.904      ;
; 0.612 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[19]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.906      ;
; 0.613 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[24]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.907      ;
; 0.615 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.909      ;
; 0.648 ; cga_genlock:cga_genlock|\process_17:i[3]     ; cga_genlock:cga_genlock|rgbi[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.676 ; sync_level:cga_sync_level|peak_hi[27]        ; sync_level:cga_sync_level|vsync_hi[25]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.970      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_video:mda_vga_video|col_number[0] ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_video:hgc_vga_video|col_number[0] ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; vga_video:mda_vga_video|row_number[0] ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga_video:hgc_vga_video|row_number[0] ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; vga_video:mda_vga_video|start_col[0]  ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.550 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.550 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.552 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.845      ;
; 0.639 ; vga_video:mda_vga_video|start_col[2]  ; vga_video:mda_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.640 ; vga_video:mda_vga_video|start_col[1]  ; vga_video:mda_vga_video|col_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; vga_video:mda_vga_video|start_col[4]  ; vga_video:mda_vga_video|col_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; vga_video:mda_vga_video|videoh        ; vga_video:mda_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; vga_video:hgc_vga_video|start_col[3]  ; vga_video:hgc_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; vga_video:hgc_vga_video|videoh        ; vga_video:hgc_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; vga_video:hgc_vga_video|start_row[4]  ; vga_video:hgc_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.938      ;
; 0.649 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.660 ; vga_video:mda_vga_video|hcount[7]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.953      ;
; 0.668 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.962      ;
; 0.670 ; dual_ram_out:hgc_ram_out|q[0]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.963      ;
; 0.688 ; vga_video:hgc_vga_video|start_row[0]  ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.981      ;
; 0.689 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.691 ; vga_video:mda_vga_video|start_row[0]  ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.984      ;
; 0.692 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.693 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.986      ;
; 0.694 ; vga_video:hgc_vga_video|start_row[2]  ; vga_video:hgc_vga_video|row_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.987      ;
; 0.695 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.988      ;
; 0.698 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; vga_video:mda_vga_video|start_row[3]  ; vga_video:mda_vga_video|row_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.991      ;
; 0.722 ; vga_video:hgc_vga_video|start_col[0]  ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; vga_video:mda_vga_video|start_row[1]  ; vga_video:mda_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.015      ;
; 0.737 ; vga_video:hgc_vga_video|start_col[2]  ; vga_video:hgc_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.031      ;
; 0.739 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; vga_video:mda_vga_video|start_col[3]  ; vga_video:mda_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.744 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.760 ; vga_video:hgc_vga_video|vcount[3]     ; vga_video:hgc_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; vga_video:hgc_vga_video|hcount[3]     ; vga_video:hgc_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; vga_video:mda_vga_video|vcount[3]     ; vga_video:mda_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_video:hgc_vga_video|vcount[1]     ; vga_video:hgc_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|vcount[5]     ; vga_video:hgc_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|vcount[11]    ; vga_video:hgc_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|vcount[13]    ; vga_video:hgc_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:mda_vga_video|hcount[3]     ; vga_video:mda_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_video:mda_vga_video|hcount[5]     ; vga_video:mda_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_video:mda_vga_video|hcount[1]     ; vga_video:mda_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_video:hgc_vga_video|hcount[1]     ; vga_video:hgc_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|hcount[11]    ; vga_video:hgc_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|hcount[13]    ; vga_video:hgc_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:hgc_vga_video|hcount[5]     ; vga_video:hgc_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; vga_video:mda_vga_video|vcount[1]     ; vga_video:mda_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:mda_vga_video|vcount[5]     ; vga_video:mda_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:mda_vga_video|vcount[11]    ; vga_video:mda_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:mda_vga_video|vcount[13]    ; vga_video:mda_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:hgc_vga_video|vcount[15]    ; vga_video:hgc_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_video:mda_vga_video|hcount[13]    ; vga_video:mda_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:mda_vga_video|hcount[11]    ; vga_video:mda_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:hgc_vga_video|hcount[15]    ; vga_video:hgc_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; vga_video:hgc_vga_video|start_row[1]  ; vga_video:hgc_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:mda_vga_video|vcount[15]    ; vga_video:mda_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:hgc_vga_video|vcount[2]     ; vga_video:hgc_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_video:hgc_vga_video|vcount[6]     ; vga_video:hgc_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_video:hgc_vga_video|vcount[9]     ; vga_video:hgc_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_video:mda_vga_video|hcount[15]    ; vga_video:mda_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:mda_vga_video|hcount[6]     ; vga_video:mda_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:hgc_vga_video|hcount[6]     ; vga_video:hgc_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_video:hgc_vga_video|hcount[2]     ; vga_video:hgc_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; vga_video:mda_vga_video|vcount[6]     ; vga_video:mda_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:mda_vga_video|vcount[2]     ; vga_video:mda_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:mda_vga_video|vcount[9]     ; vga_video:mda_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:hgc_vga_video|vcount[4]     ; vga_video:hgc_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vga_video:hgc_vga_video|vcount[14]    ; vga_video:hgc_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vga_video:mda_vga_video|hcount[2]     ; vga_video:mda_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:hgc_vga_video|hcount[14]    ; vga_video:hgc_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vga_video:hgc_vga_video|hcount[4]     ; vga_video:hgc_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; vga_video:mda_vga_video|vcount[4]     ; vga_video:mda_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:mda_vga_video|vcount[14]    ; vga_video:mda_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:hgc_vga_video|vcount[8]     ; vga_video:hgc_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_video:hgc_vga_video|vcount[10]    ; vga_video:hgc_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_video:hgc_vga_video|vcount[12]    ; vga_video:hgc_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_video:mda_vga_video|hcount[14]    ; vga_video:mda_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:mda_vga_video|hcount[4]     ; vga_video:mda_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:hgc_vga_video|hcount[12]    ; vga_video:hgc_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_video:hgc_vga_video|hcount[10]    ; vga_video:hgc_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; vga_video:mda_vga_video|vcount[8]     ; vga_video:mda_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:mda_vga_video|vcount[10]    ; vga_video:mda_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:mda_vga_video|vcount[12]    ; vga_video:mda_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:mda_vga_video|hcount[12]    ; vga_video:mda_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:mda_vga_video|hcount[10]    ; vga_video:mda_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.780 ; vga_video:hgc_vga_video|vcount[0]     ; vga_video:hgc_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.074      ;
; 0.782 ; vga_video:mda_vga_video|hcount[8]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.075      ;
; 0.789 ; dual_ram_out:hgc_ram_out|q[5]         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.805 ; vga_video:mda_vga_video|vcount[0]     ; vga_video:mda_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.098      ;
; 0.892 ; vga_video:mda_vga_video|start_row[4]  ; vga_video:mda_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.184      ;
; 0.941 ; vga_video:hgc_vga_video|start_row[3]  ; vga_video:hgc_vga_video|row_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.234      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_video:cga_vga_video|col_number[0] ; vga_video:cga_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_video:ega_vga_video|col_number[0] ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; vga_video:ega_vga_video|row_number[0] ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.503 ; vga_video:ega_vga_video|start_col[0]  ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.640 ; vga_video:ega_vga_video|start_col[2]  ; vga_video:ega_vga_video|col_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.640 ; vga_video:cga_vga_video|start_row[0]  ; vga_video:cga_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; vga_video:cga_vga_video|start_col[3]  ; vga_video:cga_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.643 ; vga_video:cga_vga_video|videov        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.645 ; vga_video:ega_vga_video|videov        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.686 ; vga_video:ega_vga_video|videoh        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.978      ;
; 0.686 ; vga_video:ega_vga_video|start_row[3]  ; vga_video:ega_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.979      ;
; 0.689 ; vga_video:cga_vga_video|videoh        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.697 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.990      ;
; 0.700 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.739 ; vga_video:ega_vga_video|start_col[1]  ; vga_video:ega_vga_video|col_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; vga_video:ega_vga_video|start_col[4]  ; vga_video:ega_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; vga_video:ega_vga_video|start_col[3]  ; vga_video:ega_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; vga_video:ega_vga_video|start_row[2]  ; vga_video:ega_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; vga_video:cga_vga_video|start_row[2]  ; vga_video:cga_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.760 ; vga_video:cga_vga_video|hcount[3]     ; vga_video:cga_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; vga_video:ega_vga_video|start_row[4]  ; vga_video:ega_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; vga_video:cga_vga_video|vcount[3]     ; vga_video:cga_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_video:cga_vga_video|hcount[11]    ; vga_video:cga_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_video:cga_vga_video|hcount[13]    ; vga_video:cga_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; vga_video:ega_vga_video|vcount[3]     ; vga_video:ega_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:cga_vga_video|vcount[5]     ; vga_video:cga_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:cga_vga_video|vcount[11]    ; vga_video:cga_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:cga_vga_video|vcount[13]    ; vga_video:cga_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:ega_vga_video|hcount[11]    ; vga_video:ega_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:ega_vga_video|hcount[13]    ; vga_video:ega_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_video:cga_vga_video|hcount[7]     ; vga_video:cga_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_video:cga_vga_video|hcount[15]    ; vga_video:cga_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; vga_video:cga_vga_video|hcount[6]     ; vga_video:cga_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; vga_video:ega_vga_video|vcount[13]    ; vga_video:ega_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_video:ega_vga_video|vcount[11]    ; vga_video:ega_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_video:ega_vga_video|vcount[1]     ; vga_video:ega_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_video:ega_vga_video|vcount[5]     ; vga_video:ega_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vga_video:cga_vga_video|vcount[15]    ; vga_video:cga_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:ega_vga_video|hcount[15]    ; vga_video:ega_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_video:cga_vga_video|hcount[2]     ; vga_video:cga_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; vga_video:ega_vga_video|start_row[1]  ; vga_video:ega_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vga_video:ega_vga_video|vcount[15]    ; vga_video:ega_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vga_video:cga_vga_video|vcount[7]     ; vga_video:cga_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:cga_vga_video|vcount[6]     ; vga_video:cga_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:cga_vga_video|vcount[2]     ; vga_video:cga_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:cga_vga_video|vcount[9]     ; vga_video:cga_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:ega_vga_video|hcount[6]     ; vga_video:ega_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:ega_vga_video|hcount[2]     ; vga_video:ega_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_video:cga_vga_video|hcount[14]    ; vga_video:cga_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; vga_video:cga_vga_video|hcount[4]     ; vga_video:cga_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; vga_video:ega_vga_video|vcount[9]     ; vga_video:ega_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_video:ega_vga_video|vcount[2]     ; vga_video:ega_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_video:ega_vga_video|vcount[6]     ; vga_video:ega_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_video:ega_vga_video|vcount[7]     ; vga_video:ega_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_video:cga_vga_video|vcount[4]     ; vga_video:cga_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:cga_vga_video|vcount[14]    ; vga_video:cga_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:ega_vga_video|hcount[14]    ; vga_video:ega_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:ega_vga_video|hcount[4]     ; vga_video:ega_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_video:cga_vga_video|hcount[12]    ; vga_video:cga_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_video:cga_vga_video|hcount[10]    ; vga_video:cga_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; vga_video:ega_vga_video|vcount[14]    ; vga_video:ega_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_video:ega_vga_video|vcount[4]     ; vga_video:ega_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_video:cga_vga_video|vcount[8]     ; vga_video:cga_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:cga_vga_video|vcount[10]    ; vga_video:cga_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:cga_vga_video|vcount[12]    ; vga_video:cga_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:ega_vga_video|hcount[12]    ; vga_video:ega_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_video:ega_vga_video|hcount[10]    ; vga_video:ega_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; vga_video:ega_vga_video|vcount[12]    ; vga_video:ega_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; vga_video:ega_vga_video|vcount[10]    ; vga_video:ega_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; vga_video:ega_vga_video|vcount[8]     ; vga_video:ega_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.785 ; vga_video:ega_vga_video|hcount[3]     ; vga_video:ega_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.799 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.092      ;
; 0.799 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.092      ;
; 0.803 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.096      ;
; 0.805 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.098      ;
; 0.810 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.103      ;
; 0.887 ; vga_video:cga_vga_video|start_row[3]  ; vga_video:cga_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.181      ;
; 0.933 ; vga_video:cga_vga_video|start_row[4]  ; vga_video:cga_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.227      ;
; 0.948 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.242      ;
; 0.950 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.243      ;
; 0.965 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.259      ;
; 0.978 ; vga_video:cga_vga_video|start_col[4]  ; vga_video:cga_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.271      ;
; 1.000 ; vga_video:cga_vga_video|start_row[1]  ; vga_video:cga_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.294      ;
; 1.007 ; vga_video:ega_vga_video|vcount[0]     ; vga_video:ega_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.299      ;
; 1.037 ; vga_video:ega_vga_video|start_row[0]  ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.324      ;
; 1.038 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.331      ;
; 1.039 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.332      ;
; 1.039 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.332      ;
; 1.058 ; vga_video:cga_vga_video|col_number[9] ; vga_video:cga_vga_video|col_number[9]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.352      ;
; 1.062 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.355      ;
; 1.090 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|r_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.391      ;
; 1.091 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[0]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.392      ;
; 1.091 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.392      ;
; 1.093 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|g_out[0]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.394      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                           ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.773 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 2.889      ;
; 6.129 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.084     ; 2.518      ;
; 6.183 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 2.490      ;
; 6.270 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.088     ; 2.373      ;
; 6.347 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.087     ; 2.297      ;
; 6.516 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.160      ;
; 6.529 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.083     ; 2.119      ;
; 6.629 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.082     ; 2.020      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                            ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.645 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.937      ;
; 1.731 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.021      ;
; 1.735 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 2.055      ;
; 1.876 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.164      ;
; 1.957 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.244      ;
; 2.059 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 2.375      ;
; 2.063 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.354      ;
; 2.460 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.766      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.116 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 82.43 MHz  ; 82.43 MHz       ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 134.59 MHz ; 134.59 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 172.06 MHz ; 172.06 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 174.83 MHz ; 174.83 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 178.6 MHz  ; 178.6 MHz       ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.880  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 3.010  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.131  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 23.252 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 32.252 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.376 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.380 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 5.947 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 1.481 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.491  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 4.038  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 4.081  ; 0.000         ;
; CLK                                              ; 9.906  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 17.408 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 19.555 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.880 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.741      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 1.951 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 5.207      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.099 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.522      ;
; 2.285 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[0]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.332      ; 5.741      ;
; 2.285 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[1]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.332      ; 5.741      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.307 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.543     ; 4.844      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.316 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.305      ;
; 2.333 ; ega_genlock:ega_genlock|hcount[1]         ; ega_genlock:ega_genlock|row_number[9] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.824      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.341 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 5.276      ;
; 2.363 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[0]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.207      ;
; 2.363 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[1]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.207      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
; 2.370 ; sync_level:hgc_sync_level|peak[2]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 5.251      ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.010 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.648      ;
; 3.019 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.639      ;
; 3.019 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.639      ;
; 3.019 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.639      ;
; 3.032 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.615      ;
; 3.035 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.073     ; 5.624      ;
; 3.035 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.612      ;
; 3.046 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.612      ;
; 3.047 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.611      ;
; 3.047 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.611      ;
; 3.048 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.610      ;
; 3.055 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.603      ;
; 3.055 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.603      ;
; 3.055 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.603      ;
; 3.068 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.579      ;
; 3.071 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.073     ; 5.588      ;
; 3.071 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.576      ;
; 3.083 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.575      ;
; 3.083 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.575      ;
; 3.084 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.574      ;
; 3.134 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.524      ;
; 3.139 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 5.545      ;
; 3.143 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.515      ;
; 3.143 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.515      ;
; 3.143 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.515      ;
; 3.156 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.491      ;
; 3.159 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.073     ; 5.500      ;
; 3.159 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.488      ;
; 3.171 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.487      ;
; 3.171 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.487      ;
; 3.172 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.486      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[13]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[12]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[11]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[10]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[9]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[8]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[5]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[4]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[3]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[2]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[1]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.202 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|pixel_out[0]    ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.069     ; 5.461      ;
; 3.203 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.480      ;
; 3.204 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[16] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.457      ;
; 3.204 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.479      ;
; 3.204 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.479      ;
; 3.205 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.478      ;
; 3.206 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.477      ;
; 3.218 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.440      ;
; 3.227 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.431      ;
; 3.227 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.431      ;
; 3.227 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.431      ;
; 3.231 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.430      ;
; 3.231 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.430      ;
; 3.231 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.430      ;
; 3.231 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.430      ;
; 3.231 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.071     ; 5.430      ;
; 3.232 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|SramAddress[10] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 5.424      ;
; 3.233 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|SramAddress[10] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 5.423      ;
; 3.233 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 5.447      ;
; 3.234 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 5.446      ;
; 3.234 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 5.446      ;
; 3.235 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 5.445      ;
; 3.236 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 5.420      ;
; 3.236 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 5.444      ;
; 3.237 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 5.419      ;
; 3.240 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.407      ;
; 3.241 ; sram:mda_sram|SramRoutineSeq[11] ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.417      ;
; 3.243 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.073     ; 5.416      ;
; 3.243 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.404      ;
; 3.245 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.419      ;
; 3.245 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.419      ;
; 3.245 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.419      ;
; 3.245 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.419      ;
; 3.245 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.419      ;
; 3.247 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.436      ;
; 3.248 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.435      ;
; 3.248 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.435      ;
; 3.249 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.434      ;
; 3.250 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 5.433      ;
; 3.255 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.403      ;
; 3.255 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.403      ;
; 3.256 ; sram:mda_sram|SramRoutineSeq[2]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 5.402      ;
; 3.256 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[0]~en   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.408      ;
; 3.256 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[8]~en   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.408      ;
; 3.256 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[14]~en  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.408      ;
; 3.260 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[14]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.070     ; 5.402      ;
; 3.260 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[10]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.070     ; 5.402      ;
; 3.260 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.070     ; 5.402      ;
; 3.260 ; sram:hgc_sram|SramRoutineSeq[5]  ; sram:hgc_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.070     ; 5.402      ;
; 3.263 ; sram:mda_sram|SramRoutineSeq[11] ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.384      ;
; 3.266 ; sram:mda_sram|SramRoutineSeq[11] ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 5.381      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[17]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[16]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[10]     ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[9]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 5.393      ;
; 3.267 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 5.397      ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.131 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.532      ;
; 3.290 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.375      ;
; 3.306 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.374      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.316 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.347      ;
; 3.325 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.340      ;
; 3.380 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.300      ;
; 3.416 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.249      ;
; 3.425 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.255      ;
; 3.432 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.248      ;
; 3.434 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.224      ;
; 3.435 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.223      ;
; 3.436 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.222      ;
; 3.451 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.214      ;
; 3.455 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.210      ;
; 3.457 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.223      ;
; 3.465 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.215      ;
; 3.471 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.209      ;
; 3.473 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.192      ;
; 3.473 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.207      ;
; 3.490 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.175      ;
; 3.506 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.174      ;
; 3.534 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.146      ;
; 3.538 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.120      ;
; 3.539 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.119      ;
; 3.540 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.118      ;
; 3.542 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.123      ;
; 3.542 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[0]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 0.342      ; 5.532      ;
; 3.542 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[1]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 0.342      ; 5.532      ;
; 3.545 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.135      ;
; 3.551 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.129      ;
; 3.556 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.124      ;
; 3.558 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.122      ;
; 3.577 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.088      ;
; 3.581 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.084      ;
; 3.583 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.097      ;
; 3.590 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.090      ;
; 3.591 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.089      ;
; 3.597 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.083      ;
; 3.598 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[11] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.060      ;
; 3.599 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[9]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 5.059      ;
; 3.599 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.066      ;
; 3.599 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.081      ;
; 3.600 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.059      ;
; 3.601 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.058      ;
; 3.602 ; sync_level:cga_sync_level|\process_3:peak[2] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.057      ;
; 3.609 ; cga_genlock:cga_genlock|hcount[3]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.056      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.615 ; sync_level:cga_sync_level|peak[2]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.048      ;
; 3.616 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.049      ;
; 3.622 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.058      ;
; 3.628 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.052      ;
; 3.630 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.050      ;
; 3.632 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.048      ;
; 3.638 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.027      ;
; 3.638 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.042      ;
; 3.656 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.003      ;
; 3.657 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.002      ;
; 3.658 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.073     ; 5.001      ;
; 3.660 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.020      ;
; 3.668 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 4.997      ;
; 3.671 ; sync_level:cga_sync_level|\process_3:peak[4] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.074     ; 4.987      ;
; 3.671 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 5.009      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 23.252 ; vga_video:mda_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 8.493      ;
; 23.844 ; vga_video:hgc_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 7.889      ;
; 24.232 ; vga_video:mda_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.497     ; 7.510      ;
; 24.302 ; vga_video:hgc_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 7.421      ;
; 24.465 ; vga_video:mda_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 7.258      ;
; 24.534 ; vga_video:mda_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 7.211      ;
; 25.040 ; vga_video:hgc_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 6.693      ;
; 25.086 ; vga_video:mda_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.497     ; 6.656      ;
; 25.123 ; vga_video:mda_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.497     ; 6.619      ;
; 25.155 ; vga_video:mda_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.497     ; 6.587      ;
; 25.167 ; vga_video:hgc_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 6.566      ;
; 25.272 ; vga_video:mda_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 6.473      ;
; 25.376 ; vga_video:hgc_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 6.357      ;
; 25.378 ; vga_video:hgc_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.504     ; 6.357      ;
; 25.398 ; vga_video:mda_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 6.347      ;
; 25.401 ; vga_video:mda_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 6.344      ;
; 25.404 ; vga_video:mda_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 6.341      ;
; 25.466 ; vga_video:mda_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 6.259      ;
; 25.549 ; vga_video:hgc_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.504     ; 6.186      ;
; 25.555 ; vga_video:hgc_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.515     ; 6.169      ;
; 25.576 ; vga_video:hgc_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 6.149      ;
; 25.586 ; vga_video:hgc_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.515     ; 6.138      ;
; 25.614 ; vga_video:hgc_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 6.119      ;
; 25.636 ; vga_video:mda_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.494     ; 6.109      ;
; 25.658 ; vga_video:hgc_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 6.075      ;
; 25.706 ; vga_video:hgc_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.504     ; 6.029      ;
; 25.706 ; vga_video:mda_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.505     ; 6.028      ;
; 25.741 ; vga_video:hgc_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.506     ; 5.992      ;
; 25.781 ; vga_video:hgc_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.504     ; 5.954      ;
; 25.878 ; vga_video:mda_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.515     ; 5.846      ;
; 25.929 ; vga_video:hgc_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.526     ; 5.784      ;
; 25.985 ; vga_video:mda_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.502     ; 5.752      ;
; 26.009 ; vga_video:mda_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 5.714      ;
; 26.031 ; vga_video:mda_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.489     ; 5.719      ;
; 26.068 ; vga_video:mda_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.523     ; 5.648      ;
; 26.142 ; vga_video:hgc_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 5.581      ;
; 26.149 ; vga_video:hgc_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.489     ; 5.601      ;
; 26.192 ; vga_video:hgc_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.523     ; 5.524      ;
; 26.203 ; vga_video:hgc_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.526     ; 5.510      ;
; 26.210 ; vga_video:hgc_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.504     ; 5.525      ;
; 26.228 ; vga_video:hgc_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.513     ; 5.498      ;
; 26.260 ; vga_video:mda_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.509     ; 5.470      ;
; 26.262 ; vga_video:mda_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.513     ; 5.464      ;
; 26.300 ; vga_video:mda_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.512     ; 5.427      ;
; 26.378 ; vga_video:mda_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.486     ; 5.375      ;
; 26.397 ; vga_video:hgc_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.502     ; 5.340      ;
; 26.414 ; vga_video:mda_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 5.309      ;
; 26.422 ; vga_video:hgc_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.509     ; 5.308      ;
; 26.436 ; vga_video:hgc_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 5.289      ;
; 26.451 ; vga_video:hgc_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.512     ; 5.276      ;
; 26.454 ; vga_video:hgc_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 5.271      ;
; 26.459 ; vga_video:mda_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.526     ; 5.254      ;
; 26.510 ; vga_video:mda_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 5.215      ;
; 26.586 ; vga_video:mda_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 5.139      ;
; 26.605 ; vga_video:hgc_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.516     ; 5.118      ;
; 26.629 ; vga_video:mda_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -3.514     ; 5.096      ;
; 27.254 ; vga_video:mda_vga_video|hcount[3]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.221      ; 8.390      ;
; 27.265 ; vga_video:mda_vga_video|hcount[4]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.221      ; 8.379      ;
; 27.431 ; vga_video:mda_vga_video|hcount[2]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.221      ; 8.213      ;
; 27.573 ; vga_video:mda_vga_video|hcount[1]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.221      ; 8.071      ;
; 27.980 ; SW1                                    ; LED3                                                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.000      ; 7.134      ;
; 28.055 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.264      ;
; 28.066 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.253      ;
; 28.070 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.249      ;
; 28.081 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.238      ;
; 28.154 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.165      ;
; 28.165 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.154      ;
; 28.180 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.144      ;
; 28.191 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.133      ;
; 28.214 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.110      ;
; 28.225 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.099      ;
; 28.232 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.087      ;
; 28.247 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 7.072      ;
; 28.283 ; vga_video:hgc_vga_video|hcount[3]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.207      ; 7.347      ;
; 28.304 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.020      ;
; 28.315 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 7.009      ;
; 28.316 ; vga_video:hgc_vga_video|hcount[4]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.207      ; 7.314      ;
; 28.331 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 6.988      ;
; 28.357 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.967      ;
; 28.374 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 6.945      ;
; 28.389 ; vga_video:mda_vga_video|hcount[6]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.221      ; 7.255      ;
; 28.389 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 6.930      ;
; 28.391 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.933      ;
; 28.408 ; vga_video:hgc_vga_video|hcount[2]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.207      ; 7.222      ;
; 28.431 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.893      ;
; 28.442 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.882      ;
; 28.473 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.067     ; 6.846      ;
; 28.481 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.843      ;
; 28.499 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.825      ;
; 28.504 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.820      ;
; 28.515 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.809      ;
; 28.516 ; vga_video:mda_vga_video|hcount[8]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.223      ; 7.130      ;
; 28.533 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.791      ;
; 28.556 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[3]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.768      ;
; 28.567 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[3]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.757      ;
; 28.608 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.716      ;
; 28.622 ; vga_video:hgc_vga_video|hcount[8]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.205      ; 7.006      ;
; 28.623 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.062     ; 6.701      ;
; 28.627 ; vga_video:hgc_vga_video|hcount[1]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.207      ; 7.003      ;
; 28.679 ; vga_video:mda_vga_video|hcount[7]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.223      ; 6.967      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 32.252 ; vga_video:ega_vga_video|hcount[14] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 7.678      ;
; 32.445 ; vga_video:ega_vga_video|hcount[15] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 7.485      ;
; 32.586 ; vga_video:ega_vga_video|hcount[13] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 7.344      ;
; 32.713 ; vga_video:ega_vga_video|hcount[12] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 7.217      ;
; 32.766 ; vga_video:cga_vga_video|hcount[5]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.200      ; 7.155      ;
; 32.857 ; vga_video:cga_vga_video|hcount[4]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.200      ; 7.064      ;
; 32.951 ; vga_video:ega_vga_video|hcount[11] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.979      ;
; 33.018 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.600      ;
; 33.143 ; vga_video:cga_vga_video|hcount[6]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.200      ; 6.778      ;
; 33.149 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.469      ;
; 33.211 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.407      ;
; 33.216 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.403      ;
; 33.223 ; vga_video:ega_vga_video|hcount[8]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.707      ;
; 33.238 ; vga_video:ega_vga_video|hcount[10] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.692      ;
; 33.244 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.374      ;
; 33.258 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.348      ;
; 33.266 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.352      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.321 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.292      ;
; 33.326 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.288      ;
; 33.326 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.288      ;
; 33.326 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.288      ;
; 33.326 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.288      ;
; 33.342 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.276      ;
; 33.349 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.257      ;
; 33.352 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.266      ;
; 33.385 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.220      ;
; 33.394 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.225      ;
; 33.409 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.210      ;
; 33.412 ; vga_video:ega_vga_video|hcount[7]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.518      ;
; 33.416 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.203      ;
; 33.437 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.181      ;
; 33.442 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.176      ;
; 33.445 ; vga_video:ega_vga_video|hcount[9]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.485      ;
; 33.459 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.159      ;
; 33.462 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.144      ;
; 33.475 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.131      ;
; 33.476 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.079     ; 6.129      ;
; 33.479 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.139      ;
; 33.480 ; vga_video:cga_vga_video|hcount[13] ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.200      ; 6.441      ;
; 33.483 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.135      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.491 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 6.133      ;
; 33.522 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.097      ;
; 33.550 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.069      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.559 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 6.054      ;
; 33.564 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.050      ;
; 33.564 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.050      ;
; 33.564 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.050      ;
; 33.564 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 6.050      ;
; 33.571 ; vga_video:ega_vga_video|hcount[6]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.359      ;
; 33.578 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.040      ;
; 33.586 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.020      ;
; 33.587 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.032      ;
; 33.599 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 6.007      ;
; 33.600 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.018      ;
; 33.609 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 6.010      ;
; 33.610 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 6.008      ;
; 33.635 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 5.971      ;
; 33.635 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 5.983      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.643 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.060     ; 5.981      ;
; 33.655 ; vga_video:ega_vga_video|hcount[5]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.209      ; 6.275      ;
; 33.657 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.078     ; 5.949      ;
; 33.664 ; vga_video:cga_vga_video|hcount[14] ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.200      ; 6.257      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.665 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.071     ; 5.948      ;
; 33.670 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 5.944      ;
; 33.670 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 5.944      ;
; 33.670 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 5.944      ;
; 33.670 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.070     ; 5.944      ;
; 33.677 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 5.942      ;
; 33.705 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 5.913      ;
; 33.706 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 5.915      ;
; 33.706 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 5.915      ;
; 33.706 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 5.915      ;
; 33.706 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 5.915      ;
; 33.715 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 5.904      ;
; 33.717 ; vga_video:ega_vga_video|hcount[11] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.066     ; 5.901      ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.376 ; sram:ega_sram|pixel_out[12]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.036      ;
; 0.384 ; sram:ega_sram|pixel_out[11]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.044      ;
; 0.386 ; sram:ega_sram|pixel_out[5]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.046      ;
; 0.389 ; sram:ega_sram|pixel_out[10]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.049      ;
; 0.396 ; sram:mda_sram|pixel_out[13]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.050      ;
; 0.397 ; sram:ega_sram|pixel_out[4]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.052      ;
; 0.400 ; sram:mda_sram|pixel_out[2]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.054      ;
; 0.400 ; sram:mda_sram|pixel_out[11]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.054      ;
; 0.400 ; hgc_genlock:hgc_genlock|wr_req             ; hgc_genlock:hgc_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[17]              ; sram:mda_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[17]              ; sram:hgc_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[16]              ; sram:hgc_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[15]              ; sram:mda_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[15]              ; sram:hgc_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[14]              ; sram:mda_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[14]              ; sram:hgc_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[13]              ; sram:hgc_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[12]              ; sram:hgc_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[11]              ; sram:hgc_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[10]              ; sram:mda_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[10]              ; sram:hgc_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[9]               ; sram:mda_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[9]               ; sram:hgc_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[8]               ; sram:mda_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[8]               ; sram:hgc_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[7]               ; sram:mda_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[7]               ; sram:hgc_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[6]               ; sram:hgc_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[5]               ; sram:mda_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[5]               ; sram:hgc_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[4]               ; sram:mda_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[4]               ; sram:hgc_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[3]               ; sram:hgc_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[2]               ; sram:mda_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[2]               ; sram:hgc_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[1]               ; sram:mda_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[1]               ; sram:hgc_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramAddress[0]               ; sram:mda_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:mda_sram|SramRoutine.SramRoutine_Load ; sram:mda_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|wr_req             ; mda_genlock:mda_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramAddress[0]               ; sram:hgc_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|SramRoutine.SramRoutine_Load ; sram:hgc_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_video:hgc_vga_video|rd_req             ; vga_video:hgc_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|store_col[0]                 ; sram:cga_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:hgc_sram|store_col[0]                 ; sram:hgc_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[17]              ; sram:cga_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[14]              ; sram:cga_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[13]              ; sram:cga_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[12]              ; sram:cga_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[8]               ; sram:cga_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[7]               ; sram:cga_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:ega_sram|SramAddress[5]               ; sram:ega_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[5]               ; sram:cga_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[4]               ; sram:cga_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:ega_sram|SramAddress[3]               ; sram:ega_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramAddress[1]               ; sram:cga_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sram:cga_sram|SramRoutine.SramRoutine_Load ; sram:cga_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|wr_req             ; cga_genlock:cga_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_video:cga_vga_video|rd_req             ; vga_video:cga_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sram:ega_sram|pixel_out[0]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.057      ;
; 0.402 ; sram:mda_sram|pixel_out[4]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; sram:mda_sram|pixel_out[8]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; sram:mda_sram|load_col[3]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; sram:mda_sram|load_col[4]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; sram:mda_sram|SramAddress[16]              ; sram:mda_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:mda_sram|SramAddress[13]              ; sram:mda_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:mda_sram|SramAddress[12]              ; sram:mda_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:mda_sram|SramAddress[11]              ; sram:mda_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_video:mda_vga_video|rd_req             ; vga_video:mda_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|store_col[0]                 ; sram:ega_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[17]              ; sram:ega_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[16]              ; sram:ega_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[16]              ; sram:cga_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[15]              ; sram:ega_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[15]              ; sram:cga_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[14]              ; sram:ega_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[13]              ; sram:ega_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[12]              ; sram:ega_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[11]              ; sram:ega_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[11]              ; sram:cga_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[10]              ; sram:ega_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[10]              ; sram:cga_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[9]               ; sram:ega_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[9]               ; sram:cga_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[8]               ; sram:ega_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[7]               ; sram:ega_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:mda_sram|SramAddress[6]               ; sram:mda_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[6]               ; sram:ega_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[6]               ; sram:cga_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[4]               ; sram:ega_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:mda_sram|SramAddress[3]               ; sram:mda_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[3]               ; sram:cga_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[2]               ; sram:ega_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[2]               ; sram:cga_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[1]               ; sram:ega_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramAddress[0]               ; sram:ega_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:ega_sram|SramRoutine.SramRoutine_Load ; sram:ega_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_video:ega_vga_video|rd_req             ; vga_video:ega_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ega_genlock:ega_genlock|wr_req             ; ega_genlock:ega_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sram:cga_sram|SramAddress[0]               ; sram:cga_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.380 ; sync_level:hgc_sync_level|sync            ; sync_level:hgc_sync_level|sync            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; sync_level:ega_sync_level|\process_3:sync ; sync_level:ega_sync_level|\process_3:sync ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; sync_level:ega_sync_level|sync            ; sync_level:ega_sync_level|sync            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sync_level:ega_sync_level|peak_hi[11]     ; sync_level:ega_sync_level|peak_hi[11]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sync_level:ega_sync_level|peak_hi[9]      ; sync_level:ega_sync_level|peak_hi[9]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sync_level:ega_sync_level|peak_hi[4]      ; sync_level:ega_sync_level|peak_hi[4]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; sync_level:mda_sync_level|sync            ; sync_level:mda_sync_level|sync            ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.397 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|peak[0]         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.400 ; ega_genlock:ega_genlock|\process_2:latch  ; ega_genlock:ega_genlock|\process_2:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mda_genlock:mda_genlock|\process_2:latch  ; mda_genlock:mda_genlock|\process_2:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hgc_genlock:hgc_genlock|\process_4:latch  ; hgc_genlock:hgc_genlock|\process_4:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[27]     ; sync_level:ega_sync_level|peak_lo[27]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[26]     ; sync_level:ega_sync_level|peak_lo[26]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[25]     ; sync_level:ega_sync_level|peak_lo[25]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[24]     ; sync_level:ega_sync_level|peak_lo[24]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[23]     ; sync_level:ega_sync_level|peak_lo[23]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[22]     ; sync_level:ega_sync_level|peak_lo[22]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[21]     ; sync_level:ega_sync_level|peak_lo[21]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[20]     ; sync_level:ega_sync_level|peak_lo[20]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[19]     ; sync_level:ega_sync_level|peak_lo[19]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[18]     ; sync_level:ega_sync_level|peak_lo[18]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[17]     ; sync_level:ega_sync_level|peak_lo[17]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[16]     ; sync_level:ega_sync_level|peak_lo[16]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[15]     ; sync_level:ega_sync_level|peak_lo[15]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_lo[14]     ; sync_level:ega_sync_level|peak_lo[14]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_hi[24]     ; sync_level:ega_sync_level|peak_hi[24]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sync_level:ega_sync_level|peak_hi[13]     ; sync_level:ega_sync_level|peak_hi[13]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[9]     ; hgc_genlock:hgc_genlock|row_number[9]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|\process_1:latch  ; hgc_genlock:hgc_genlock|\process_1:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[8]     ; hgc_genlock:hgc_genlock|row_number[8]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[7]     ; hgc_genlock:hgc_genlock|row_number[7]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[6]     ; hgc_genlock:hgc_genlock|row_number[6]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[5]     ; hgc_genlock:hgc_genlock|row_number[5]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[4]     ; hgc_genlock:hgc_genlock|row_number[4]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[3]     ; hgc_genlock:hgc_genlock|row_number[3]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[2]     ; hgc_genlock:hgc_genlock|row_number[2]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[1]     ; hgc_genlock:hgc_genlock|row_number[1]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|row_number[0]     ; hgc_genlock:hgc_genlock|row_number[0]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|store_trg         ; hgc_genlock:hgc_genlock|store_trg         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[9]     ; mda_genlock:mda_genlock|col_number[9]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[8]     ; mda_genlock:mda_genlock|col_number[8]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[7]     ; mda_genlock:mda_genlock|col_number[7]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[6]     ; mda_genlock:mda_genlock|col_number[6]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[5]     ; mda_genlock:mda_genlock|col_number[5]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[4]     ; mda_genlock:mda_genlock|col_number[4]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[3]     ; mda_genlock:mda_genlock|col_number[3]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[2]     ; mda_genlock:mda_genlock|col_number[2]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[1]     ; mda_genlock:mda_genlock|col_number[1]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|col_number[0]     ; mda_genlock:mda_genlock|col_number[0]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|\process_15:i[3]  ; mda_genlock:mda_genlock|\process_15:i[3]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|\process_15:i[1]  ; mda_genlock:mda_genlock|\process_15:i[1]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|\process_15:i[0]  ; mda_genlock:mda_genlock|\process_15:i[0]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|i[3]              ; mda_genlock:mda_genlock|i[3]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|i[1]              ; mda_genlock:mda_genlock|i[1]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|i[0]              ; mda_genlock:mda_genlock|i[0]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_18:i[3]  ; ega_genlock:ega_genlock|\process_18:i[3]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_18:i[2]  ; ega_genlock:ega_genlock|\process_18:i[2]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_18:i[1]  ; ega_genlock:ega_genlock|\process_18:i[1]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_16:i[3]  ; ega_genlock:ega_genlock|\process_16:i[3]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_16:i[2]  ; ega_genlock:ega_genlock|\process_16:i[2]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_16:i[1]  ; ega_genlock:ega_genlock|\process_16:i[1]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[9]     ; hgc_genlock:hgc_genlock|col_number[9]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[8]     ; hgc_genlock:hgc_genlock|col_number[8]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[7]     ; hgc_genlock:hgc_genlock|col_number[7]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[6]     ; hgc_genlock:hgc_genlock|col_number[6]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[5]     ; hgc_genlock:hgc_genlock|col_number[5]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[4]     ; hgc_genlock:hgc_genlock|col_number[4]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[3]     ; hgc_genlock:hgc_genlock|col_number[3]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[2]     ; hgc_genlock:hgc_genlock|col_number[2]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[1]     ; hgc_genlock:hgc_genlock|col_number[1]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|col_number[0]     ; hgc_genlock:hgc_genlock|col_number[0]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|\process_16:i[3]  ; hgc_genlock:hgc_genlock|\process_16:i[3]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|\process_16:i[1]  ; hgc_genlock:hgc_genlock|\process_16:i[1]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|\process_16:i[0]  ; hgc_genlock:hgc_genlock|\process_16:i[0]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|i[3]              ; hgc_genlock:hgc_genlock|i[3]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|i[1]              ; hgc_genlock:hgc_genlock|i[1]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|i[0]              ; hgc_genlock:hgc_genlock|i[0]              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_1:latch  ; ega_genlock:ega_genlock|\process_1:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|\process_1:latch  ; mda_genlock:mda_genlock|\process_1:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_4:latch  ; ega_genlock:ega_genlock|\process_4:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|\process_3:latch  ; ega_genlock:ega_genlock|\process_3:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hgc_genlock:hgc_genlock|\process_3:latch  ; hgc_genlock:hgc_genlock|\process_3:latch  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; mda_genlock:mda_genlock|latch             ; mda_genlock:mda_genlock|latch             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ega_genlock:ega_genlock|store_trg         ; ega_genlock:ega_genlock|store_trg         ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[13]     ; sync_level:ega_sync_level|peak_lo[13]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[12]     ; sync_level:ega_sync_level|peak_lo[12]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[11]     ; sync_level:ega_sync_level|peak_lo[11]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[10]     ; sync_level:ega_sync_level|peak_lo[10]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[9]      ; sync_level:ega_sync_level|peak_lo[9]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[8]      ; sync_level:ega_sync_level|peak_lo[8]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[6]      ; sync_level:ega_sync_level|peak_lo[6]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[5]      ; sync_level:ega_sync_level|peak_lo[5]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[2]      ; sync_level:ega_sync_level|peak_lo[2]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_lo[1]      ; sync_level:ega_sync_level|peak_lo[1]      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[27]     ; sync_level:ega_sync_level|peak_hi[27]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[26]     ; sync_level:ega_sync_level|peak_hi[26]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[25]     ; sync_level:ega_sync_level|peak_hi[25]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[23]     ; sync_level:ega_sync_level|peak_hi[23]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[22]     ; sync_level:ega_sync_level|peak_hi[22]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:ega_sync_level|peak_hi[21]     ; sync_level:ega_sync_level|peak_hi[21]     ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.383 ; sync_level:cga_sync_level|sync               ; sync_level:cga_sync_level|sync               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; sync_level:cga_sync_level|\process_3:sync    ; sync_level:cga_sync_level|\process_3:sync    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|\process_2:latch     ; cga_genlock:cga_genlock|\process_2:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|\process_1:latch     ; cga_genlock:cga_genlock|\process_1:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|\process_4:latch     ; cga_genlock:cga_genlock|\process_4:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|\process_3:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|store_trg            ; cga_genlock:cga_genlock|store_trg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cga_genlock:cga_genlock|latch                ; cga_genlock:cga_genlock|latch                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[27]        ; sync_level:cga_sync_level|peak_hi[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[26]        ; sync_level:cga_sync_level|peak_hi[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[25]        ; sync_level:cga_sync_level|peak_hi[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[24]        ; sync_level:cga_sync_level|peak_hi[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[23]        ; sync_level:cga_sync_level|peak_hi[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[22]        ; sync_level:cga_sync_level|peak_hi[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[21]        ; sync_level:cga_sync_level|peak_hi[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[20]        ; sync_level:cga_sync_level|peak_hi[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[19]        ; sync_level:cga_sync_level|peak_hi[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[18]        ; sync_level:cga_sync_level|peak_hi[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[17]        ; sync_level:cga_sync_level|peak_hi[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[16]        ; sync_level:cga_sync_level|peak_hi[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[15]        ; sync_level:cga_sync_level|peak_hi[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[14]        ; sync_level:cga_sync_level|peak_hi[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[13]        ; sync_level:cga_sync_level|peak_hi[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[12]        ; sync_level:cga_sync_level|peak_hi[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[11]        ; sync_level:cga_sync_level|peak_hi[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[10]        ; sync_level:cga_sync_level|peak_hi[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[9]         ; sync_level:cga_sync_level|peak_hi[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[8]         ; sync_level:cga_sync_level|peak_hi[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[7]         ; sync_level:cga_sync_level|peak_hi[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[6]         ; sync_level:cga_sync_level|peak_hi[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[5]         ; sync_level:cga_sync_level|peak_hi[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[4]         ; sync_level:cga_sync_level|peak_hi[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[3]         ; sync_level:cga_sync_level|peak_hi[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[2]         ; sync_level:cga_sync_level|peak_hi[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[1]         ; sync_level:cga_sync_level|peak_hi[1]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_hi[0]         ; sync_level:cga_sync_level|peak_hi[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[26]        ; sync_level:cga_sync_level|peak_lo[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[25]        ; sync_level:cga_sync_level|peak_lo[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[24]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[23]        ; sync_level:cga_sync_level|peak_lo[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[22]        ; sync_level:cga_sync_level|peak_lo[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[21]        ; sync_level:cga_sync_level|peak_lo[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[20]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[19]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[18]        ; sync_level:cga_sync_level|peak_lo[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[17]        ; sync_level:cga_sync_level|peak_lo[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[16]        ; sync_level:cga_sync_level|peak_lo[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[15]        ; sync_level:cga_sync_level|peak_lo[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[14]        ; sync_level:cga_sync_level|peak_lo[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[13]        ; sync_level:cga_sync_level|peak_lo[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[12]        ; sync_level:cga_sync_level|peak_lo[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[11]        ; sync_level:cga_sync_level|peak_lo[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[10]        ; sync_level:cga_sync_level|peak_lo[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[9]         ; sync_level:cga_sync_level|peak_lo[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[8]         ; sync_level:cga_sync_level|peak_lo[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[7]         ; sync_level:cga_sync_level|peak_lo[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[6]         ; sync_level:cga_sync_level|peak_lo[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[5]         ; sync_level:cga_sync_level|peak_lo[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[4]         ; sync_level:cga_sync_level|peak_lo[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[3]         ; sync_level:cga_sync_level|peak_lo[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[2]         ; sync_level:cga_sync_level|peak_lo[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_level:cga_sync_level|peak_lo[0]         ; sync_level:cga_sync_level|peak_lo[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_16:i[3]     ; cga_genlock:cga_genlock|\process_16:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_16:i[2]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_16:i[0]     ; cga_genlock:cga_genlock|\process_16:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_15:i[3]     ; cga_genlock:cga_genlock|\process_15:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_15:i[2]     ; cga_genlock:cga_genlock|\process_15:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_15:i[1]     ; cga_genlock:cga_genlock|\process_15:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_15:i[0]     ; cga_genlock:cga_genlock|\process_15:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_17:i[2]     ; cga_genlock:cga_genlock|\process_17:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_17:i[1]     ; cga_genlock:cga_genlock|\process_17:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|\process_17:i[0]     ; cga_genlock:cga_genlock|\process_17:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|i[3]                 ; cga_genlock:cga_genlock|i[3]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|i[2]                 ; cga_genlock:cga_genlock|i[2]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|i[1]                 ; cga_genlock:cga_genlock|i[1]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cga_genlock:cga_genlock|i[0]                 ; cga_genlock:cga_genlock|i[0]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; cga_genlock:cga_genlock|\process_2:peak[0]   ; cga_genlock:cga_genlock|\process_2:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cga_genlock:cga_genlock|\process_1:peak[0]   ; cga_genlock:cga_genlock|\process_1:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cga_genlock:cga_genlock|\process_4:peak[0]   ; cga_genlock:cga_genlock|\process_4:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cga_genlock:cga_genlock|\process_3:peak[0]   ; cga_genlock:cga_genlock|\process_3:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cga_genlock:cga_genlock|peak[0]              ; cga_genlock:cga_genlock|peak[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|peak[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.465 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.478 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|adj_trg_up           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.486 ; cga_genlock:cga_genlock|adj_x[0]             ; cga_genlock:cga_genlock|adjust_x[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; cga_genlock:cga_genlock|adj_x[4]             ; cga_genlock:cga_genlock|adjust_x[4]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; cga_genlock:cga_genlock|adj_y[3]             ; cga_genlock:cga_genlock|adjust_y[3]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; cga_genlock:cga_genlock|adj_x[1]             ; cga_genlock:cga_genlock|adjust_x[1]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.499 ; cga_genlock:cga_genlock|adj_x[2]             ; cga_genlock:cga_genlock|adjust_x[2]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.566 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.568 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[20]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.836      ;
; 0.568 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.836      ;
; 0.570 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[19]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.838      ;
; 0.571 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[24]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.839      ;
; 0.573 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.606 ; cga_genlock:cga_genlock|\process_17:i[3]     ; cga_genlock:cga_genlock|rgbi[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.618 ; sync_level:cga_sync_level|peak_lo[5]         ; sync_level:cga_sync_level|vsync_lo[5]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_video:mda_vga_video|col_number[0] ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_video:hgc_vga_video|col_number[0] ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; vga_video:hgc_vga_video|row_number[0] ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; vga_video:mda_vga_video|row_number[0] ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; vga_video:mda_vga_video|start_col[0]  ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.477 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.511 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.779      ;
; 0.511 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.779      ;
; 0.513 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.596 ; vga_video:mda_vga_video|start_col[2]  ; vga_video:mda_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.864      ;
; 0.596 ; vga_video:mda_vga_video|start_col[1]  ; vga_video:mda_vga_video|col_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.864      ;
; 0.597 ; vga_video:mda_vga_video|start_col[4]  ; vga_video:mda_vga_video|col_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; vga_video:mda_vga_video|videoh        ; vga_video:mda_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; vga_video:hgc_vga_video|videoh        ; vga_video:hgc_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; vga_video:hgc_vga_video|start_col[3]  ; vga_video:hgc_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; vga_video:hgc_vga_video|start_row[4]  ; vga_video:hgc_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.605 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.874      ;
; 0.610 ; vga_video:mda_vga_video|hcount[7]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.610 ; vga_video:hgc_vga_video|start_row[0]  ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.614 ; vga_video:mda_vga_video|start_row[0]  ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.618 ; vga_video:hgc_vga_video|start_row[2]  ; vga_video:hgc_vga_video|row_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.886      ;
; 0.622 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.622 ; dual_ram_out:hgc_ram_out|q[0]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.624 ; vga_video:mda_vga_video|start_row[3]  ; vga_video:mda_vga_video|row_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.641 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.642 ; vga_video:hgc_vga_video|start_col[0]  ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; vga_video:mda_vga_video|start_row[1]  ; vga_video:mda_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.648 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.652 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.685 ; vga_video:hgc_vga_video|start_col[2]  ; vga_video:hgc_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.953      ;
; 0.688 ; vga_video:mda_vga_video|start_col[3]  ; vga_video:mda_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.695 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.698 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.703 ; vga_video:hgc_vga_video|hcount[3]     ; vga_video:hgc_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; vga_video:hgc_vga_video|vcount[3]     ; vga_video:hgc_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vga_video:hgc_vga_video|vcount[5]     ; vga_video:hgc_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vga_video:hgc_vga_video|vcount[13]    ; vga_video:hgc_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vga_video:hgc_vga_video|hcount[13]    ; vga_video:hgc_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; vga_video:hgc_vga_video|hcount[5]     ; vga_video:hgc_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; vga_video:mda_vga_video|vcount[3]     ; vga_video:mda_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:mda_vga_video|vcount[5]     ; vga_video:mda_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:mda_vga_video|vcount[13]    ; vga_video:mda_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:hgc_vga_video|vcount[1]     ; vga_video:hgc_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vga_video:hgc_vga_video|vcount[11]    ; vga_video:hgc_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vga_video:mda_vga_video|hcount[3]     ; vga_video:mda_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; vga_video:hgc_vga_video|hcount[1]     ; vga_video:hgc_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; vga_video:hgc_vga_video|hcount[11]    ; vga_video:hgc_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; vga_video:mda_vga_video|vcount[1]     ; vga_video:mda_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_video:mda_vga_video|vcount[11]    ; vga_video:mda_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_video:hgc_vga_video|vcount[15]    ; vga_video:hgc_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; vga_video:hgc_vga_video|vcount[6]     ; vga_video:hgc_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; vga_video:mda_vga_video|hcount[13]    ; vga_video:mda_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_video:mda_vga_video|hcount[5]     ; vga_video:mda_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_video:hgc_vga_video|hcount[15]    ; vga_video:hgc_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; vga_video:hgc_vga_video|hcount[6]     ; vga_video:hgc_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; vga_video:mda_vga_video|vcount[15]    ; vga_video:mda_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:mda_vga_video|vcount[6]     ; vga_video:mda_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; vga_video:hgc_vga_video|vcount[9]     ; vga_video:hgc_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; vga_video:mda_vga_video|hcount[11]    ; vga_video:mda_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vga_video:mda_vga_video|hcount[1]     ; vga_video:mda_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_video:mda_vga_video|vcount[9]     ; vga_video:mda_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_video:mda_vga_video|hcount[15]    ; vga_video:mda_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_video:mda_vga_video|hcount[6]     ; vga_video:mda_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; vga_video:hgc_vga_video|vcount[2]     ; vga_video:hgc_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; vga_video:hgc_vga_video|hcount[4]     ; vga_video:hgc_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; vga_video:hgc_vga_video|hcount[2]     ; vga_video:hgc_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; vga_video:mda_vga_video|vcount[2]     ; vga_video:mda_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_video:hgc_vga_video|vcount[4]     ; vga_video:hgc_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:hgc_vga_video|vcount[10]    ; vga_video:hgc_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:hgc_vga_video|vcount[12]    ; vga_video:hgc_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:hgc_vga_video|vcount[14]    ; vga_video:hgc_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:mda_vga_video|hcount[2]     ; vga_video:mda_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; vga_video:hgc_vga_video|hcount[12]    ; vga_video:hgc_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:hgc_vga_video|hcount[14]    ; vga_video:hgc_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; vga_video:hgc_vga_video|hcount[10]    ; vga_video:hgc_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; vga_video:mda_vga_video|vcount[4]     ; vga_video:mda_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:mda_vga_video|vcount[10]    ; vga_video:mda_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:mda_vga_video|vcount[12]    ; vga_video:mda_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:mda_vga_video|vcount[14]    ; vga_video:mda_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:hgc_vga_video|vcount[8]     ; vga_video:hgc_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; vga_video:mda_vga_video|hcount[4]     ; vga_video:mda_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; vga_video:mda_vga_video|vcount[8]     ; vga_video:mda_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_video:mda_vga_video|hcount[14]    ; vga_video:mda_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:mda_vga_video|hcount[12]    ; vga_video:mda_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:mda_vga_video|hcount[10]    ; vga_video:mda_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; vga_video:hgc_vga_video|start_row[1]  ; vga_video:hgc_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.718 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.986      ;
; 0.727 ; vga_video:hgc_vga_video|vcount[0]     ; vga_video:hgc_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.996      ;
; 0.727 ; vga_video:mda_vga_video|hcount[8]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.995      ;
; 0.736 ; dual_ram_out:hgc_ram_out|q[5]         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.004      ;
; 0.750 ; vga_video:mda_vga_video|vcount[0]     ; vga_video:mda_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.018      ;
; 0.809 ; vga_video:mda_vga_video|start_row[4]  ; vga_video:mda_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.076      ;
; 0.847 ; vga_video:hgc_vga_video|start_col[4]  ; vga_video:hgc_vga_video|col_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_video:cga_vga_video|col_number[0] ; vga_video:cga_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_video:ega_vga_video|col_number[0] ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; vga_video:ega_vga_video|row_number[0] ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.472 ; vga_video:ega_vga_video|start_col[0]  ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.596 ; vga_video:cga_vga_video|start_row[0]  ; vga_video:cga_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; vga_video:cga_vga_video|start_col[3]  ; vga_video:cga_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; vga_video:ega_vga_video|start_col[2]  ; vga_video:ega_vga_video|col_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.599 ; vga_video:cga_vga_video|videov        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.601 ; vga_video:ega_vga_video|videov        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.609 ; vga_video:ega_vga_video|start_row[3]  ; vga_video:ega_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.610 ; vga_video:ega_vga_video|videoh        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.613 ; vga_video:cga_vga_video|videoh        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.881      ;
; 0.651 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.919      ;
; 0.654 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.687 ; vga_video:ega_vga_video|start_col[1]  ; vga_video:ega_vga_video|col_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; vga_video:ega_vga_video|start_col[3]  ; vga_video:ega_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; vga_video:ega_vga_video|start_col[4]  ; vga_video:ega_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; vga_video:ega_vga_video|start_row[2]  ; vga_video:ega_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; vga_video:cga_vga_video|start_row[2]  ; vga_video:cga_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.704 ; vga_video:cga_vga_video|hcount[3]     ; vga_video:cga_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; vga_video:cga_vga_video|vcount[3]     ; vga_video:cga_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:cga_vga_video|vcount[5]     ; vga_video:cga_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:cga_vga_video|vcount[13]    ; vga_video:cga_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:ega_vga_video|hcount[13]    ; vga_video:ega_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; vga_video:cga_vga_video|hcount[13]    ; vga_video:cga_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; vga_video:ega_vga_video|vcount[13]    ; vga_video:ega_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_video:ega_vga_video|vcount[3]     ; vga_video:ega_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_video:ega_vga_video|vcount[5]     ; vga_video:ega_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_video:cga_vga_video|vcount[11]    ; vga_video:cga_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_video:ega_vga_video|hcount[11]    ; vga_video:ega_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_video:cga_vga_video|hcount[11]    ; vga_video:cga_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; vga_video:ega_vga_video|vcount[11]    ; vga_video:ega_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vga_video:ega_vga_video|vcount[1]     ; vga_video:ega_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vga_video:cga_vga_video|vcount[6]     ; vga_video:cga_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:cga_vga_video|vcount[15]    ; vga_video:cga_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:ega_vga_video|hcount[15]    ; vga_video:ega_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:ega_vga_video|hcount[6]     ; vga_video:ega_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:cga_vga_video|hcount[15]    ; vga_video:cga_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_video:cga_vga_video|hcount[6]     ; vga_video:cga_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_video:ega_vga_video|vcount[15]    ; vga_video:ega_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_video:ega_vga_video|vcount[6]     ; vga_video:ega_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_video:cga_vga_video|vcount[7]     ; vga_video:cga_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_video:cga_vga_video|vcount[9]     ; vga_video:cga_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_video:cga_vga_video|hcount[7]     ; vga_video:cga_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_video:ega_vga_video|vcount[9]     ; vga_video:ega_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_video:ega_vga_video|vcount[7]     ; vga_video:ega_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_video:cga_vga_video|hcount[2]     ; vga_video:cga_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; vga_video:cga_vga_video|vcount[2]     ; vga_video:cga_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_video:ega_vga_video|hcount[4]     ; vga_video:ega_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_video:ega_vga_video|hcount[2]     ; vga_video:ega_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; vga_video:cga_vga_video|hcount[4]     ; vga_video:cga_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; vga_video:ega_vga_video|vcount[2]     ; vga_video:ega_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; vga_video:cga_vga_video|vcount[4]     ; vga_video:cga_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|vcount[14]    ; vga_video:cga_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|vcount[10]    ; vga_video:cga_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|vcount[12]    ; vga_video:cga_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:ega_vga_video|hcount[12]    ; vga_video:ega_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:ega_vga_video|hcount[14]    ; vga_video:ega_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:ega_vga_video|hcount[10]    ; vga_video:ega_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|hcount[12]    ; vga_video:cga_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|hcount[14]    ; vga_video:cga_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_video:cga_vga_video|hcount[10]    ; vga_video:cga_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vga_video:ega_vga_video|start_row[4]  ; vga_video:ega_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:ega_vga_video|vcount[14]    ; vga_video:ega_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:ega_vga_video|vcount[12]    ; vga_video:ega_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:ega_vga_video|vcount[10]    ; vga_video:ega_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:ega_vga_video|vcount[4]     ; vga_video:ega_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_video:cga_vga_video|vcount[8]     ; vga_video:cga_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; vga_video:ega_vga_video|vcount[8]     ; vga_video:ega_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; vga_video:ega_vga_video|start_row[1]  ; vga_video:ega_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.726 ; vga_video:ega_vga_video|hcount[3]     ; vga_video:ega_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.994      ;
; 0.730 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.998      ;
; 0.742 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.010      ;
; 0.746 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.014      ;
; 0.747 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.015      ;
; 0.750 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.018      ;
; 0.755 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.023      ;
; 0.809 ; vga_video:cga_vga_video|start_row[3]  ; vga_video:cga_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.078      ;
; 0.823 ; vga_video:cga_vga_video|start_row[4]  ; vga_video:cga_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.092      ;
; 0.866 ; vga_video:cga_vga_video|start_col[4]  ; vga_video:cga_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.133      ;
; 0.867 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.134      ;
; 0.876 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.143      ;
; 0.884 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.151      ;
; 0.890 ; vga_video:cga_vga_video|start_row[1]  ; vga_video:cga_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.159      ;
; 0.894 ; vga_video:ega_vga_video|vcount[0]     ; vga_video:ega_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.161      ;
; 0.926 ; vga_video:ega_vga_video|start_row[0]  ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.189      ;
; 0.959 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.227      ;
; 0.960 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.228      ;
; 0.960 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.228      ;
; 0.960 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.227      ;
; 0.963 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|r_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.241      ;
; 0.964 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[0]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.242      ;
; 0.965 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.243      ;
; 0.967 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|g_out[0]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.245      ;
; 0.968 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|g_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.246      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                            ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.947 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 2.725      ;
; 6.345 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.051     ; 2.336      ;
; 6.373 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.074     ; 2.285      ;
; 6.417 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 2.239      ;
; 6.494 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.075     ; 2.163      ;
; 6.680 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 2.002      ;
; 6.690 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.072     ; 1.970      ;
; 6.775 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.073     ; 1.884      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                             ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.481 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.747      ;
; 1.564 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.831      ;
; 1.582 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.874      ;
; 1.684 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.949      ;
; 1.751 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.016      ;
; 1.851 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.140      ;
; 1.918 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.185      ;
; 2.217 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.498      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.139 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.104  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 6.006  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 6.202  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 28.630 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 36.270 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.137 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 7.304 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.692 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.580  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 4.099  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; 4.099  ; 0.000         ;
; CLK                                              ; 9.594  ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 17.429 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; 19.577 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.104 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.342      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.192 ; sync_level:mda_sync_level|hsync_adjust[3] ; sync_level:ega_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.227     ; 2.260      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.193 ; sync_level:hgc_sync_level|peak[0]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.450      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.203 ; sync_level:hgc_sync_level|peak[1]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.440      ;
; 5.263 ; ega_genlock:ega_genlock|hcount[1]         ; ega_genlock:ega_genlock|row_number[9] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.183      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.281 ; sync_level:mda_sync_level|peak[1]         ; sync_level:mda_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.357      ;
; 5.284 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[0]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.053     ; 2.342      ;
; 5.284 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|hcount[1]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.053     ; 2.342      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[13]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.287 ; sync_level:hgc_sync_level|peak[3]         ; sync_level:hgc_sync_level|hcount[14]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.356      ;
; 5.308 ; ega_genlock:ega_genlock|hcount[1]         ; ega_genlock:ega_genlock|row_number[8] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.233     ; 2.138      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[15]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[12]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[2]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[3]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[4]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[5]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[6]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[7]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[8]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[9]   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[10]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
; 5.319 ; sync_level:mda_sync_level|peak[0]         ; sync_level:mda_sync_level|hcount[11]  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.041     ; 2.319      ;
+-------+-------------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.006 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.687      ;
; 6.008 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.685      ;
; 6.010 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.685      ;
; 6.012 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.683      ;
; 6.016 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.679      ;
; 6.018 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.677      ;
; 6.032 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.661      ;
; 6.033 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.660      ;
; 6.034 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.659      ;
; 6.036 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.659      ;
; 6.037 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.658      ;
; 6.038 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.657      ;
; 6.042 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.653      ;
; 6.043 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.652      ;
; 6.044 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.651      ;
; 6.075 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.620      ;
; 6.077 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.618      ;
; 6.092 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.589      ;
; 6.094 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.601      ;
; 6.095 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.586      ;
; 6.096 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.599      ;
; 6.096 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.587      ;
; 6.099 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.596      ;
; 6.099 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.584      ;
; 6.101 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.594      ;
; 6.101 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.594      ;
; 6.102 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.593      ;
; 6.102 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.581      ;
; 6.103 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.592      ;
; 6.105 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.578      ;
; 6.109 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.564      ;
; 6.112 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.561      ;
; 6.120 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.553      ;
; 6.120 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.575      ;
; 6.121 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.574      ;
; 6.122 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.573      ;
; 6.123 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.550      ;
; 6.124 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.556      ;
; 6.124 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.556      ;
; 6.125 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.555      ;
; 6.125 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.570      ;
; 6.126 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.569      ;
; 6.126 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.569      ;
; 6.127 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[5]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.568      ;
; 6.135 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.545      ;
; 6.135 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.545      ;
; 6.136 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.544      ;
; 6.139 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.541      ;
; 6.148 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.532      ;
; 6.148 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.532      ;
; 6.148 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.532      ;
; 6.150 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.530      ;
; 6.159 ; sram:mda_sram|SramRoutineSeq[6]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.521      ;
; 6.159 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[7]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.521      ;
; 6.159 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[2]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.521      ;
; 6.159 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.521      ;
; 6.161 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.522      ;
; 6.164 ; sram:cga_sram|SramRoutineSeq[10] ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.519      ;
; 6.168 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.505      ;
; 6.170 ; sram:mda_sram|SramRoutineSeq[3]  ; sram:mda_sram|SramAdr[8]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.510      ;
; 6.171 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.044     ; 2.502      ;
; 6.175 ; sram:cga_sram|SramRoutineSeq[8]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.520      ;
; 6.177 ; sram:cga_sram|SramRoutineSeq[8]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.518      ;
; 6.180 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.503      ;
; 6.183 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[7]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.497      ;
; 6.183 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.497      ;
; 6.183 ; sram:cga_sram|SramRoutineSeq[7]  ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.500      ;
; 6.184 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.496      ;
; 6.185 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[0]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.495      ;
; 6.185 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[3]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.498      ;
; 6.188 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.492      ;
; 6.188 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[6]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 2.495      ;
; 6.189 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[0]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 2.493      ;
; 6.192 ; sram:cga_sram|SramRoutineSeq[5]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.503      ;
; 6.192 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 2.490      ;
; 6.193 ; sram:cga_sram|SramRoutineSeq[6]  ; sram:cga_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.502      ;
; 6.194 ; sram:cga_sram|SramAddress[3]     ; sram:cga_sram|SramAddress[16] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.485      ;
; 6.194 ; sram:cga_sram|SramRoutineSeq[5]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.501      ;
; 6.194 ; sram:cga_sram|SramRoutineSeq[6]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.501      ;
; 6.194 ; sram:cga_sram|SramRoutineSeq[4]  ; sram:cga_sram|SramAddress[14] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.501      ;
; 6.195 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[0]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 2.487      ;
; 6.196 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|pixel_out[12]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.483      ;
; 6.196 ; sram:hgc_sram|SramRoutineSeq[9]  ; sram:hgc_sram|pixel_out[11]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.483      ;
; 6.196 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|pixel_out[12]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.483      ;
; 6.196 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|pixel_out[11]   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.483      ;
; 6.196 ; sram:cga_sram|SramRoutineSeq[6]  ; sram:cga_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.499      ;
; 6.197 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[6]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.484      ;
; 6.197 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[5]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.484      ;
; 6.197 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[3]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.484      ;
; 6.197 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[1]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.484      ;
; 6.197 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[0]      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 2.484      ;
; 6.198 ; sram:mda_sram|SramRoutineSeq[8]  ; sram:mda_sram|SramAddress[8]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 2.482      ;
; 6.198 ; sram:cga_sram|SramRoutineSeq[3]  ; sram:cga_sram|SramAddress[2]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 2.484      ;
; 6.199 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramOe          ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 2.487      ;
; 6.199 ; sram:cga_sram|SramRoutineSeq[11] ; sram:cga_sram|SramWe          ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 2.487      ;
; 6.200 ; sram:hgc_sram|SramRoutineSeq[11] ; sram:hgc_sram|SramAddress[10] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 2.479      ;
; 6.200 ; sram:cga_sram|SramRoutineSeq[0]  ; sram:cga_sram|SramAddress[4]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 2.493      ;
; 6.201 ; sram:cga_sram|SramRoutineSeq[8]  ; sram:cga_sram|SramAddress[1]  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.022     ; 2.494      ;
; 6.202 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[0]~en   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.483      ;
; 6.202 ; sram:cga_sram|SramRoutineSeq[2]  ; sram:cga_sram|SramAdr[8]~en   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.483      ;
+-------+----------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.202 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.496      ;
; 6.229 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.469      ;
; 6.233 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.465      ;
; 6.236 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.462      ;
; 6.249 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.438      ;
; 6.255 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.432      ;
; 6.256 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.442      ;
; 6.258 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.440      ;
; 6.261 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.426      ;
; 6.261 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.437      ;
; 6.267 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.420      ;
; 6.270 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.428      ;
; 6.280 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.418      ;
; 6.286 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.412      ;
; 6.292 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.406      ;
; 6.296 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.402      ;
; 6.297 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.401      ;
; 6.301 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.397      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.303 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.380      ;
; 6.304 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.394      ;
; 6.313 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.367      ;
; 6.314 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.366      ;
; 6.315 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.365      ;
; 6.317 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.370      ;
; 6.320 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.378      ;
; 6.322 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.376      ;
; 6.323 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.364      ;
; 6.324 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.374      ;
; 6.325 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.373      ;
; 6.326 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.372      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[15]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[14]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[2]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[3]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[4]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[5]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[6]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[7]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[8]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[9]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[10]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[11]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[12]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.328 ; sync_level:cga_sync_level|peak[1]            ; sync_level:cga_sync_level|hcount[13]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.034     ; 2.355      ;
; 6.329 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.369      ;
; 6.329 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.358      ;
; 6.329 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.369      ;
; 6.335 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.352      ;
; 6.338 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.360      ;
; 6.344 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.354      ;
; 6.348 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.350      ;
; 6.350 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.348      ;
; 6.354 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.344      ;
; 6.355 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.325      ;
; 6.356 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.324      ;
; 6.357 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.330      ;
; 6.357 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.323      ;
; 6.360 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.338      ;
; 6.363 ; cga_genlock:cga_genlock|hcount[5]            ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.324      ;
; 6.364 ; cga_genlock:cga_genlock|vcount[1]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.334      ;
; 6.365 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.333      ;
; 6.369 ; cga_genlock:cga_genlock|vcount[0]            ; cga_genlock:cga_genlock|row_number[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.329      ;
; 6.372 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.326      ;
; 6.379 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[3]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.301      ;
; 6.380 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[2]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.300      ;
; 6.381 ; sync_level:cga_sync_level|\process_3:peak[3] ; sync_level:cga_sync_level|\process_3:peak[6]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.299      ;
; 6.385 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.302      ;
; 6.388 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.310      ;
; 6.390 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.308      ;
; 6.391 ; cga_genlock:cga_genlock|hcount[6]            ; cga_genlock:cga_genlock|col_number[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.296      ;
; 6.392 ; cga_genlock:cga_genlock|vcount[10]           ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.306      ;
; 6.393 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.305      ;
; 6.393 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.305      ;
; 6.394 ; cga_genlock:cga_genlock|vcount[8]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.304      ;
; 6.395 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[11] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.285      ;
; 6.396 ; sync_level:cga_sync_level|\process_3:peak[1] ; sync_level:cga_sync_level|\process_3:peak[9]  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 2.284      ;
; 6.397 ; cga_genlock:cga_genlock|vcount[5]            ; cga_genlock:cga_genlock|row_number[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.301      ;
; 6.397 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.290      ;
; 6.397 ; cga_genlock:cga_genlock|vcount[9]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.301      ;
; 6.403 ; cga_genlock:cga_genlock|hcount[4]            ; cga_genlock:cga_genlock|col_number[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.284      ;
; 6.406 ; cga_genlock:cga_genlock|vcount[3]            ; cga_genlock:cga_genlock|row_number[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.292      ;
; 6.412 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.286      ;
; 6.414 ; cga_genlock:cga_genlock|vcount[11]           ; cga_genlock:cga_genlock|row_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.284      ;
; 6.416 ; cga_genlock:cga_genlock|hcount[11]           ; cga_genlock:cga_genlock|col_number[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.271      ;
; 6.416 ; cga_genlock:cga_genlock|vcount[4]            ; cga_genlock:cga_genlock|row_number[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.282      ;
; 6.418 ; cga_genlock:cga_genlock|vcount[2]            ; cga_genlock:cga_genlock|row_number[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.019     ; 2.280      ;
; 6.422 ; cga_genlock:cga_genlock|hcount[11]           ; cga_genlock:cga_genlock|col_number[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.030     ; 2.265      ;
+-------+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 28.630 ; vga_video:mda_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 4.738      ;
; 28.976 ; vga_video:hgc_vga_video|r_out[3]~reg0  ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 4.385      ;
; 29.201 ; vga_video:hgc_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 4.151      ;
; 29.286 ; vga_video:mda_vga_video|r_out[3]~en    ; R3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 4.066      ;
; 29.463 ; vga_video:mda_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.874     ; 3.902      ;
; 29.664 ; vga_video:mda_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.704      ;
; 29.910 ; vga_video:hgc_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.451      ;
; 29.976 ; vga_video:mda_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.874     ; 3.389      ;
; 29.980 ; vga_video:mda_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.874     ; 3.385      ;
; 29.998 ; vga_video:mda_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.874     ; 3.367      ;
; 30.021 ; vga_video:hgc_vga_video|b_out[3]~reg0  ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.340      ;
; 30.030 ; vga_video:mda_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.338      ;
; 30.042 ; vga_video:mda_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.326      ;
; 30.063 ; vga_video:hgc_vga_video|g_out[3]~reg0  ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.879     ; 3.297      ;
; 30.112 ; vga_video:hgc_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.249      ;
; 30.113 ; vga_video:mda_vga_video|r_out[0]~reg0  ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.255      ;
; 30.121 ; vga_video:mda_vga_video|r_out[1]~reg0  ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.247      ;
; 30.128 ; vga_video:mda_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.888     ; 3.223      ;
; 30.150 ; vga_video:hgc_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.211      ;
; 30.158 ; vga_video:hgc_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.886     ; 3.195      ;
; 30.191 ; vga_video:hgc_vga_video|b_out[1]~reg0  ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.170      ;
; 30.191 ; vga_video:hgc_vga_video|g_out[3]~en    ; G3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.888     ; 3.160      ;
; 30.216 ; vga_video:mda_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.871     ; 3.152      ;
; 30.217 ; vga_video:hgc_vga_video|g_out[2]~reg0  ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.879     ; 3.143      ;
; 30.221 ; vga_video:mda_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.877     ; 3.141      ;
; 30.223 ; vga_video:hgc_vga_video|r_out[2]~reg0  ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.878     ; 3.138      ;
; 30.233 ; vga_video:hgc_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.883     ; 3.123      ;
; 30.263 ; vga_video:hgc_vga_video|b_out[2]~reg0  ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.879     ; 3.097      ;
; 30.309 ; vga_video:hgc_vga_video|g_out[0]~reg0  ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.879     ; 3.051      ;
; 30.312 ; vga_video:mda_vga_video|r_out[1]~en    ; R1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.883     ; 3.044      ;
; 30.350 ; vga_video:mda_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.877     ; 3.012      ;
; 30.353 ; vga_video:mda_vga_video|hsync_out~reg0 ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.868     ; 3.018      ;
; 30.420 ; vga_video:hgc_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.893     ; 2.926      ;
; 30.442 ; vga_video:mda_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 2.910      ;
; 30.467 ; vga_video:hgc_vga_video|hsync_out~en   ; HSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.868     ; 2.904      ;
; 30.477 ; vga_video:mda_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.892     ; 2.870      ;
; 30.516 ; vga_video:hgc_vga_video|b_out[3]~en    ; B3                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 2.836      ;
; 30.525 ; vga_video:hgc_vga_video|g_out[1]~reg0  ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.879     ; 2.835      ;
; 30.532 ; vga_video:mda_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 2.820      ;
; 30.543 ; vga_video:hgc_vga_video|r_out[2]~en    ; R2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.892     ; 2.804      ;
; 30.550 ; vga_video:hgc_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.893     ; 2.796      ;
; 30.554 ; vga_video:mda_vga_video|vsync_out~reg0 ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.865     ; 2.820      ;
; 30.554 ; vga_video:hgc_vga_video|b_out[1]~en    ; B1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.877     ; 2.808      ;
; 30.556 ; vga_video:hgc_vga_video|g_out[0]~en    ; G0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.887     ; 2.796      ;
; 30.559 ; vga_video:mda_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.877     ; 2.803      ;
; 30.593 ; vga_video:mda_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.886     ; 2.760      ;
; 30.635 ; vga_video:hgc_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.889     ; 2.715      ;
; 30.641 ; vga_video:mda_vga_video|r_out[0]~en    ; R0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.893     ; 2.705      ;
; 30.645 ; vga_video:hgc_vga_video|vsync_out~en   ; VSYNC                                                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.877     ; 2.717      ;
; 30.658 ; vga_video:mda_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.890     ; 2.691      ;
; 30.663 ; vga_video:hgc_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.888     ; 2.688      ;
; 30.664 ; vga_video:hgc_vga_video|b_out[2]~en    ; B2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.886     ; 2.689      ;
; 30.682 ; SW1                                    ; LED3                                                                                                         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.000      ; 4.432      ;
; 30.708 ; vga_video:mda_vga_video|b_out[0]~reg0  ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.889     ; 2.642      ;
; 30.716 ; vga_video:mda_vga_video|b_out[0]~en    ; B0                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.889     ; 2.634      ;
; 30.741 ; vga_video:hgc_vga_video|g_out[2]~en    ; G2                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.890     ; 2.608      ;
; 30.748 ; vga_video:mda_vga_video|g_out[1]~en    ; G1                                                                                                           ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -1.888     ; 2.603      ;
; 31.684 ; vga_video:mda_vga_video|hcount[3]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.118      ; 3.827      ;
; 31.693 ; vga_video:mda_vga_video|hcount[4]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.118      ; 3.818      ;
; 31.776 ; vga_video:mda_vga_video|hcount[2]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.118      ; 3.735      ;
; 31.843 ; vga_video:mda_vga_video|hcount[1]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.118      ; 3.668      ;
; 31.912 ; SW1                                    ; vga_video:mda_vga_video|g_out[0]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.789      ; 5.123      ;
; 32.002 ; SW1                                    ; vga_video:mda_vga_video|g_out[2]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.789      ; 5.033      ;
; 32.046 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.295      ;
; 32.055 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.286      ;
; 32.100 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.245      ;
; 32.102 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.239      ;
; 32.109 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.236      ;
; 32.111 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.230      ;
; 32.138 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.203      ;
; 32.167 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.174      ;
; 32.172 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.173      ;
; 32.173 ; SW0                                    ; vga_video:hgc_vga_video|g_out[0]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.793      ; 4.866      ;
; 32.173 ; vga_video:hgc_vga_video|hcount[3]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.105      ; 3.325      ;
; 32.175 ; SW0                                    ; vga_video:hgc_vga_video|g_out[2]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.793      ; 4.864      ;
; 32.176 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.165      ;
; 32.181 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.164      ;
; 32.190 ; SW0                                    ; vga_video:mda_vga_video|g_out[0]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.789      ; 4.845      ;
; 32.192 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.153      ;
; 32.193 ; SW0                                    ; vga_video:mda_vga_video|g_out[2]~reg0                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 1.789      ; 4.842      ;
; 32.194 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.147      ;
; 32.198 ; vga_video:hgc_vga_video|hcount[4]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.105      ; 3.300      ;
; 32.205 ; vga_video:mda_vga_video|hcount[6]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.118      ; 3.306      ;
; 32.205 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[4]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.136      ;
; 32.237 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.108      ;
; 32.242 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.103      ;
; 32.246 ; vga_video:hgc_vga_video|hcount[2]      ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.105      ; 3.252      ;
; 32.246 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.099      ;
; 32.251 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.094      ;
; 32.259 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[8]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.086      ;
; 32.259 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.082      ;
; 32.261 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[2]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.080      ;
; 32.264 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.081      ;
; 32.279 ; vga_video:mda_vga_video|hcount[8]      ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; 0.119      ; 3.233      ;
; 32.307 ; vga_video:mda_vga_video|hcount[3]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.038      ;
; 32.316 ; vga_video:mda_vga_video|hcount[4]      ; vga_video:mda_vga_video|col_number[5]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.029      ;
; 32.326 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[1]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.030     ; 3.015      ;
; 32.329 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[7]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.016      ;
; 32.331 ; vga_video:mda_vga_video|hcount[1]      ; vga_video:mda_vga_video|col_number[9]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.014      ;
; 32.334 ; vga_video:mda_vga_video|hcount[2]      ; vga_video:mda_vga_video|col_number[6]                                                                        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 35.384       ; -0.026     ; 3.011      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.270 ; vga_video:ega_vga_video|hcount[14] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.527      ;
; 36.367 ; vga_video:ega_vga_video|hcount[15] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.430      ;
; 36.440 ; vga_video:ega_vga_video|hcount[13] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.357      ;
; 36.468 ; vga_video:cga_vga_video|hcount[5]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.098      ; 3.321      ;
; 36.488 ; vga_video:cga_vga_video|hcount[4]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.098      ; 3.301      ;
; 36.499 ; vga_video:ega_vga_video|hcount[12] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.298      ;
; 36.603 ; vga_video:ega_vga_video|hcount[11] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.194      ;
; 36.629 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 3.011      ;
; 36.644 ; vga_video:cga_vga_video|hcount[6]  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.098      ; 3.145      ;
; 36.678 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.949      ;
; 36.688 ; vga_video:ega_vga_video|hcount[8]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.105      ; 3.108      ;
; 36.698 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.929      ;
; 36.720 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.907      ;
; 36.726 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.914      ;
; 36.736 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.904      ;
; 36.740 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.887      ;
; 36.744 ; vga_video:ega_vga_video|hcount[10] ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.053      ;
; 36.746 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.043     ; 2.880      ;
; 36.764 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.876      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.869      ;
; 36.766 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.043     ; 2.860      ;
; 36.771 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.866      ;
; 36.771 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.866      ;
; 36.771 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.866      ;
; 36.771 ; vga_video:ega_vga_video|vcount[15] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.866      ;
; 36.777 ; vga_video:ega_vga_video|hcount[7]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 3.020      ;
; 36.786 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.841      ;
; 36.788 ; vga_video:ega_vga_video|hcount[9]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.105      ; 3.008      ;
; 36.799 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.841      ;
; 36.806 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.821      ;
; 36.812 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.828      ;
; 36.824 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.816      ;
; 36.827 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.813      ;
; 36.827 ; vga_video:cga_vga_video|hcount[13] ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.098      ; 2.962      ;
; 36.829 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.811      ;
; 36.833 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.807      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.846 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.793      ;
; 36.854 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.773      ;
; 36.854 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.773      ;
; 36.858 ; vga_video:ega_vga_video|hcount[12] ; vga_video:ega_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.782      ;
; 36.861 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.779      ;
; 36.874 ; vga_video:cga_vga_video|hcount[4]  ; vga_video:cga_vga_video|col_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.753      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.880 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.755      ;
; 36.882 ; vga_video:ega_vga_video|hcount[6]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.106      ; 2.915      ;
; 36.885 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.752      ;
; 36.885 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.752      ;
; 36.885 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.752      ;
; 36.885 ; vga_video:ega_vga_video|vcount[14] ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.752      ;
; 36.896 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.731      ;
; 36.904 ; vga_video:ega_vga_video|hcount[14] ; vga_video:ega_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.736      ;
; 36.906 ; vga_video:ega_vga_video|hcount[13] ; vga_video:ega_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.734      ;
; 36.909 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.731      ;
; 36.911 ; vga_video:ega_vga_video|hcount[5]  ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.105      ; 2.885      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.914 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.721      ;
; 36.917 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.043     ; 2.709      ;
; 36.919 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.718      ;
; 36.919 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.718      ;
; 36.919 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.718      ;
; 36.919 ; vga_video:ega_vga_video|vcount[4]  ; vga_video:ega_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.032     ; 2.718      ;
; 36.921 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.719      ;
; 36.922 ; vga_video:cga_vga_video|hcount[6]  ; vga_video:cga_vga_video|col_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.043     ; 2.704      ;
; 36.924 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.716      ;
; 36.924 ; vga_video:cga_vga_video|hcount[14] ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 0.098      ; 2.865      ;
; 36.926 ; vga_video:ega_vga_video|hcount[15] ; vga_video:ega_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.029     ; 2.714      ;
; 36.927 ; vga_video:cga_vga_video|hcount[5]  ; vga_video:cga_vga_video|col_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.042     ; 2.700      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[6]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[2]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.927 ; vga_video:cga_vga_video|vcount[11] ; vga_video:cga_vga_video|row_number[0]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 2.712      ;
; 36.930 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.031     ; 2.708      ;
; 36.930 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[4]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.031     ; 2.708      ;
; 36.930 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.031     ; 2.708      ;
; 36.930 ; vga_video:cga_vga_video|vcount[12] ; vga_video:cga_vga_video|row_number[1]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.031     ; 2.708      ;
; 36.932 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[9]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.703      ;
; 36.932 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[8]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.703      ;
; 36.932 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[7]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.703      ;
; 36.932 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[5]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.703      ;
; 36.932 ; vga_video:ega_vga_video|vcount[13] ; vga_video:ega_vga_video|row_number[3]                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 2.703      ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.137 ; sram:ega_sram|pixel_out[5]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.465      ;
; 0.139 ; sram:ega_sram|pixel_out[10]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; sram:ega_sram|pixel_out[12]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; sram:ega_sram|pixel_out[4]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; sram:mda_sram|pixel_out[13]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.466      ;
; 0.142 ; sram:mda_sram|pixel_out[2]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; sram:mda_sram|pixel_out[4]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; sram:mda_sram|pixel_out[0]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sram:mda_sram|pixel_out[11]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; sram:ega_sram|pixel_out[11]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.472      ;
; 0.147 ; sram:ega_sram|pixel_out[2]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; sram:ega_sram|pixel_out[13]                ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sram:mda_sram|pixel_out[8]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sram:mda_sram|pixel_out[9]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sram:ega_sram|pixel_out[1]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; sram:mda_sram|load_col[3]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; sram:mda_sram|load_col[4]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; sram:ega_sram|pixel_out[9]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sram:mda_sram|pixel_out[3]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sram:ega_sram|pixel_out[8]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; sram:ega_sram|pixel_out[0]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sram:mda_sram|pixel_out[10]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sram:mda_sram|load_col[5]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; sram:mda_sram|load_col[7]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; sram:mda_sram|pixel_out[12]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; sram:mda_sram|pixel_out[1]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.478      ;
; 0.156 ; sram:mda_sram|pixel_out[5]                 ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; sram:ega_sram|pixel_out[3]                 ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; sram:hgc_sram|load_col[4]                  ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; sram:cga_sram|load_col[7]                  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.491      ;
; 0.159 ; sram:mda_sram|load_col[2]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.162 ; sram:mda_sram|load_col[8]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.489      ;
; 0.164 ; sram:hgc_sram|load_col[6]                  ; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; sram:mda_sram|load_col[1]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; sram:mda_sram|load_col[6]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; sram:cga_sram|load_col[4]                  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.500      ;
; 0.176 ; sram:mda_sram|load_col[0]                  ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.503      ;
; 0.176 ; sram:cga_sram|load_col[3]                  ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.509      ;
; 0.180 ; sram:cga_sram|pixel_out[0]                 ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.521      ;
; 0.183 ; sram:cga_sram|pixel_out[1]                 ; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.237      ; 0.524      ;
; 0.186 ; sram:mda_sram|SramAddress[16]              ; sram:mda_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[13]              ; sram:mda_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[12]              ; sram:mda_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[11]              ; sram:mda_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[8]               ; sram:hgc_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[7]               ; sram:hgc_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[6]               ; sram:hgc_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[5]               ; sram:mda_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[5]               ; sram:hgc_sram|SramAddress[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[4]               ; sram:mda_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[4]               ; sram:hgc_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[3]               ; sram:hgc_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[2]               ; sram:hgc_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[1]               ; sram:hgc_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramAddress[0]               ; sram:mda_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:mda_sram|SramRoutine.SramRoutine_Load ; sram:mda_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_video:mda_vga_video|rd_req             ; vga_video:mda_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|wr_req             ; mda_genlock:mda_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:hgc_sram|SramAddress[0]               ; sram:hgc_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|wr_req             ; hgc_genlock:hgc_genlock|wr_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_video:hgc_vga_video|rd_req             ; vga_video:hgc_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|store_col[0]                 ; sram:ega_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[17]              ; sram:cga_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[14]              ; sram:cga_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[13]              ; sram:cga_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[12]              ; sram:cga_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[6]               ; sram:cga_sram|SramAddress[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|SramAddress[4]               ; sram:ega_sram|SramAddress[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramAddress[3]               ; sram:cga_sram|SramAddress[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|SramAddress[2]               ; sram:ega_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|SramAddress[1]               ; sram:ega_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|SramAddress[0]               ; sram:ega_sram|SramAddress[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:ega_sram|SramRoutine.SramRoutine_Load ; sram:ega_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sram:cga_sram|SramRoutine.SramRoutine_Load ; sram:cga_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_video:cga_vga_video|rd_req             ; vga_video:cga_vga_video|rd_req                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[17]              ; sram:mda_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[17]              ; sram:hgc_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[16]              ; sram:hgc_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[15]              ; sram:mda_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[15]              ; sram:hgc_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[14]              ; sram:mda_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[14]              ; sram:hgc_sram|SramAddress[14]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[13]              ; sram:hgc_sram|SramAddress[13]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[12]              ; sram:hgc_sram|SramAddress[12]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[11]              ; sram:hgc_sram|SramAddress[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[10]              ; sram:mda_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[10]              ; sram:hgc_sram|SramAddress[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[9]               ; sram:mda_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramAddress[9]               ; sram:hgc_sram|SramAddress[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[8]               ; sram:mda_sram|SramAddress[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[7]               ; sram:mda_sram|SramAddress[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[2]               ; sram:mda_sram|SramAddress[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:mda_sram|SramAddress[1]               ; sram:mda_sram|SramAddress[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|SramRoutine.SramRoutine_Load ; sram:hgc_sram|SramRoutine.SramRoutine_Load                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:cga_sram|store_col[0]                 ; sram:cga_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:hgc_sram|store_col[0]                 ; sram:hgc_sram|store_col[0]                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:ega_sram|SramAddress[17]              ; sram:ega_sram|SramAddress[17]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:ega_sram|SramAddress[16]              ; sram:ega_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:cga_sram|SramAddress[16]              ; sram:cga_sram|SramAddress[16]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sram:ega_sram|SramAddress[15]              ; sram:ega_sram|SramAddress[15]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.155 ; mda_genlock:mda_genlock|pixel[5]          ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.160 ; mda_genlock:mda_genlock|pixel[4]          ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.168 ; mda_genlock:mda_genlock|col_number[3]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; mda_genlock:mda_genlock|col_number[5]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; hgc_genlock:hgc_genlock|col_number[1]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.171 ; mda_genlock:mda_genlock|col_number[0]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; mda_genlock:mda_genlock|col_number[4]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.174 ; mda_genlock:mda_genlock|col_number[6]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; mda_genlock:mda_genlock|col_number[1]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; sync_level:hgc_sync_level|sync            ; sync_level:hgc_sync_level|sync                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; hgc_genlock:hgc_genlock|col_number[1]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; sync_level:ega_sync_level|sync            ; sync_level:ega_sync_level|sync                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sync_level:ega_sync_level|\process_3:sync ; sync_level:ega_sync_level|\process_3:sync                                                                  ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; hgc_genlock:hgc_genlock|col_number[2]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.179 ; sync_level:mda_sync_level|sync            ; sync_level:mda_sync_level|sync                                                                             ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sync_level:ega_sync_level|peak_hi[11]     ; sync_level:ega_sync_level|peak_hi[11]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sync_level:ega_sync_level|peak_hi[9]      ; sync_level:ega_sync_level|peak_hi[9]                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sync_level:ega_sync_level|peak_hi[4]      ; sync_level:ega_sync_level|peak_hi[4]                                                                       ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; hgc_genlock:hgc_genlock|col_number[3]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; hgc_genlock:hgc_genlock|col_number[4]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.181 ; hgc_genlock:hgc_genlock|col_number[8]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.181 ; hgc_genlock:hgc_genlock|col_number[9]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.182 ; mda_genlock:mda_genlock|col_number[2]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.183 ; mda_genlock:mda_genlock|col_number[9]     ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; hgc_genlock:hgc_genlock|col_number[7]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; sync_level:ega_sync_level|peak[0]         ; sync_level:ega_sync_level|peak[0]                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[9]     ; hgc_genlock:hgc_genlock|row_number[9]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[8]     ; hgc_genlock:hgc_genlock|row_number[8]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[7]     ; hgc_genlock:hgc_genlock|row_number[7]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[6]     ; hgc_genlock:hgc_genlock|row_number[6]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[5]     ; hgc_genlock:hgc_genlock|row_number[5]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[4]     ; hgc_genlock:hgc_genlock|row_number[4]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[3]     ; hgc_genlock:hgc_genlock|row_number[3]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[2]     ; hgc_genlock:hgc_genlock|row_number[2]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[1]     ; hgc_genlock:hgc_genlock|row_number[1]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|row_number[0]     ; hgc_genlock:hgc_genlock|row_number[0]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|store_trg         ; hgc_genlock:hgc_genlock|store_trg                                                                          ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[9]     ; mda_genlock:mda_genlock|col_number[9]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[8]     ; mda_genlock:mda_genlock|col_number[8]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[7]     ; mda_genlock:mda_genlock|col_number[7]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[6]     ; mda_genlock:mda_genlock|col_number[6]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[5]     ; mda_genlock:mda_genlock|col_number[5]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[4]     ; mda_genlock:mda_genlock|col_number[4]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[3]     ; mda_genlock:mda_genlock|col_number[3]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[2]     ; mda_genlock:mda_genlock|col_number[2]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[1]     ; mda_genlock:mda_genlock|col_number[1]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|col_number[0]     ; mda_genlock:mda_genlock|col_number[0]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_15:i[3]  ; mda_genlock:mda_genlock|\process_15:i[3]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_15:i[1]  ; mda_genlock:mda_genlock|\process_15:i[1]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_15:i[0]  ; mda_genlock:mda_genlock|\process_15:i[0]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|i[3]              ; mda_genlock:mda_genlock|i[3]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|i[1]              ; mda_genlock:mda_genlock|i[1]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|i[0]              ; mda_genlock:mda_genlock|i[0]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_18:i[3]  ; ega_genlock:ega_genlock|\process_18:i[3]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_18:i[2]  ; ega_genlock:ega_genlock|\process_18:i[2]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_18:i[1]  ; ega_genlock:ega_genlock|\process_18:i[1]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_16:i[3]  ; ega_genlock:ega_genlock|\process_16:i[3]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_16:i[2]  ; ega_genlock:ega_genlock|\process_16:i[2]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_16:i[1]  ; ega_genlock:ega_genlock|\process_16:i[1]                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|latch             ; ega_genlock:ega_genlock|latch                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[6]     ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0~porta_address_reg0 ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[9]     ; hgc_genlock:hgc_genlock|col_number[9]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[8]     ; hgc_genlock:hgc_genlock|col_number[8]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[7]     ; hgc_genlock:hgc_genlock|col_number[7]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[6]     ; hgc_genlock:hgc_genlock|col_number[6]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[5]     ; hgc_genlock:hgc_genlock|col_number[5]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[4]     ; hgc_genlock:hgc_genlock|col_number[4]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[3]     ; hgc_genlock:hgc_genlock|col_number[3]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[2]     ; hgc_genlock:hgc_genlock|col_number[2]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[1]     ; hgc_genlock:hgc_genlock|col_number[1]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|col_number[0]     ; hgc_genlock:hgc_genlock|col_number[0]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|i[3]              ; hgc_genlock:hgc_genlock|i[3]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|i[1]              ; hgc_genlock:hgc_genlock|i[1]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|i[0]              ; hgc_genlock:hgc_genlock|i[0]                                                                               ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_2:latch  ; ega_genlock:ega_genlock|\process_2:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_1:latch  ; ega_genlock:ega_genlock|\process_1:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_2:latch  ; mda_genlock:mda_genlock|\process_2:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_1:latch  ; mda_genlock:mda_genlock|\process_1:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_4:latch  ; mda_genlock:mda_genlock|\process_4:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|\process_3:latch  ; mda_genlock:mda_genlock|\process_3:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ega_genlock:ega_genlock|\process_3:latch  ; ega_genlock:ega_genlock|\process_3:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|\process_4:latch  ; hgc_genlock:hgc_genlock|\process_4:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|\process_3:latch  ; hgc_genlock:hgc_genlock|\process_3:latch                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mda_genlock:mda_genlock|latch             ; mda_genlock:mda_genlock|latch                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hgc_genlock:hgc_genlock|latch             ; hgc_genlock:hgc_genlock|latch                                                                              ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[27]     ; sync_level:ega_sync_level|peak_lo[27]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[26]     ; sync_level:ega_sync_level|peak_lo[26]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[25]     ; sync_level:ega_sync_level|peak_lo[25]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[24]     ; sync_level:ega_sync_level|peak_lo[24]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[23]     ; sync_level:ega_sync_level|peak_lo[23]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[22]     ; sync_level:ega_sync_level|peak_lo[22]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[21]     ; sync_level:ega_sync_level|peak_lo[21]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[20]     ; sync_level:ega_sync_level|peak_lo[20]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[19]     ; sync_level:ega_sync_level|peak_lo[19]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[18]     ; sync_level:ega_sync_level|peak_lo[18]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[17]     ; sync_level:ega_sync_level|peak_lo[17]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[16]     ; sync_level:ega_sync_level|peak_lo[16]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[15]     ; sync_level:ega_sync_level|peak_lo[15]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[14]     ; sync_level:ega_sync_level|peak_lo[14]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:ega_sync_level|peak_lo[13]     ; sync_level:ega_sync_level|peak_lo[13]                                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.178 ; sync_level:cga_sync_level|sync               ; sync_level:cga_sync_level|sync               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|\process_17:i[2]     ; cga_genlock:cga_genlock|\process_17:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|\process_17:i[1]     ; cga_genlock:cga_genlock|\process_17:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|\process_1:latch     ; cga_genlock:cga_genlock|\process_1:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|\process_4:latch     ; cga_genlock:cga_genlock|\process_4:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|\process_3:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cga_genlock:cga_genlock|latch                ; cga_genlock:cga_genlock|latch                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[27]        ; sync_level:cga_sync_level|peak_hi[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[25]        ; sync_level:cga_sync_level|peak_hi[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[24]        ; sync_level:cga_sync_level|peak_hi[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[23]        ; sync_level:cga_sync_level|peak_hi[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[22]        ; sync_level:cga_sync_level|peak_hi[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[21]        ; sync_level:cga_sync_level|peak_hi[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[20]        ; sync_level:cga_sync_level|peak_hi[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[19]        ; sync_level:cga_sync_level|peak_hi[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[18]        ; sync_level:cga_sync_level|peak_hi[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[16]        ; sync_level:cga_sync_level|peak_hi[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[15]        ; sync_level:cga_sync_level|peak_hi[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[13]        ; sync_level:cga_sync_level|peak_hi[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[11]        ; sync_level:cga_sync_level|peak_hi[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[3]         ; sync_level:cga_sync_level|peak_hi[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[2]         ; sync_level:cga_sync_level|peak_hi[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[1]         ; sync_level:cga_sync_level|peak_hi[1]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_hi[0]         ; sync_level:cga_sync_level|peak_hi[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[27]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[26]        ; sync_level:cga_sync_level|peak_lo[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[25]        ; sync_level:cga_sync_level|peak_lo[25]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[24]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[23]        ; sync_level:cga_sync_level|peak_lo[23]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[22]        ; sync_level:cga_sync_level|peak_lo[22]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[21]        ; sync_level:cga_sync_level|peak_lo[21]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[20]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[19]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[18]        ; sync_level:cga_sync_level|peak_lo[18]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[17]        ; sync_level:cga_sync_level|peak_lo[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[16]        ; sync_level:cga_sync_level|peak_lo[16]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[15]        ; sync_level:cga_sync_level|peak_lo[15]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[14]        ; sync_level:cga_sync_level|peak_lo[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[13]        ; sync_level:cga_sync_level|peak_lo[13]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[12]        ; sync_level:cga_sync_level|peak_lo[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[11]        ; sync_level:cga_sync_level|peak_lo[11]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[10]        ; sync_level:cga_sync_level|peak_lo[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[9]         ; sync_level:cga_sync_level|peak_lo[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[8]         ; sync_level:cga_sync_level|peak_lo[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[7]         ; sync_level:cga_sync_level|peak_lo[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[6]         ; sync_level:cga_sync_level|peak_lo[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[5]         ; sync_level:cga_sync_level|peak_lo[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[4]         ; sync_level:cga_sync_level|peak_lo[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[3]         ; sync_level:cga_sync_level|peak_lo[3]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[2]         ; sync_level:cga_sync_level|peak_lo[2]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|peak_lo[0]         ; sync_level:cga_sync_level|peak_lo[0]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_level:cga_sync_level|\process_3:sync    ; sync_level:cga_sync_level|\process_3:sync    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_16:i[3]     ; cga_genlock:cga_genlock|\process_16:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_16:i[2]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_16:i[0]     ; cga_genlock:cga_genlock|\process_16:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_15:i[3]     ; cga_genlock:cga_genlock|\process_15:i[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_15:i[2]     ; cga_genlock:cga_genlock|\process_15:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_15:i[1]     ; cga_genlock:cga_genlock|\process_15:i[1]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_15:i[0]     ; cga_genlock:cga_genlock|\process_15:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_17:i[0]     ; cga_genlock:cga_genlock|\process_17:i[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|i[3]                 ; cga_genlock:cga_genlock|i[3]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|i[2]                 ; cga_genlock:cga_genlock|i[2]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|i[1]                 ; cga_genlock:cga_genlock|i[1]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|i[0]                 ; cga_genlock:cga_genlock|i[0]                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|\process_2:latch     ; cga_genlock:cga_genlock|\process_2:latch     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cga_genlock:cga_genlock|store_trg            ; cga_genlock:cga_genlock|store_trg            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[26]        ; sync_level:cga_sync_level|peak_hi[26]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[17]        ; sync_level:cga_sync_level|peak_hi[17]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[14]        ; sync_level:cga_sync_level|peak_hi[14]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[12]        ; sync_level:cga_sync_level|peak_hi[12]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[10]        ; sync_level:cga_sync_level|peak_hi[10]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[9]         ; sync_level:cga_sync_level|peak_hi[9]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[8]         ; sync_level:cga_sync_level|peak_hi[8]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[7]         ; sync_level:cga_sync_level|peak_hi[7]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[6]         ; sync_level:cga_sync_level|peak_hi[6]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[5]         ; sync_level:cga_sync_level|peak_hi[5]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_level:cga_sync_level|peak_hi[4]         ; sync_level:cga_sync_level|peak_hi[4]         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cga_genlock:cga_genlock|\process_1:peak[0]   ; cga_genlock:cga_genlock|\process_1:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cga_genlock:cga_genlock|\process_4:peak[0]   ; cga_genlock:cga_genlock|\process_4:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cga_genlock:cga_genlock|\process_3:peak[0]   ; cga_genlock:cga_genlock|\process_3:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; cga_genlock:cga_genlock|peak[0]              ; cga_genlock:cga_genlock|peak[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sync_level:cga_sync_level|peak[0]            ; sync_level:cga_sync_level|peak[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sync_level:cga_sync_level|\process_3:peak[0] ; sync_level:cga_sync_level|\process_3:peak[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cga_genlock:cga_genlock|\process_2:peak[0]   ; cga_genlock:cga_genlock|\process_2:peak[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; cga_genlock:cga_genlock|\process_3:latch     ; cga_genlock:cga_genlock|adj_trg_up           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.202 ; cga_genlock:cga_genlock|adj_x[0]             ; cga_genlock:cga_genlock|adjust_x[0]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; cga_genlock:cga_genlock|adj_x[4]             ; cga_genlock:cga_genlock|adjust_x[4]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; cga_genlock:cga_genlock|adj_y[3]             ; cga_genlock:cga_genlock|adjust_y[3]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; cga_genlock:cga_genlock|\process_16:i[1]     ; cga_genlock:cga_genlock|\process_16:i[2]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; cga_genlock:cga_genlock|adj_x[1]             ; cga_genlock:cga_genlock|adjust_x[1]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; cga_genlock:cga_genlock|adj_x[2]             ; cga_genlock:cga_genlock|adjust_x[2]          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.254 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[24]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; cga_genlock:cga_genlock|\process_17:i[3]     ; cga_genlock:cga_genlock|rgbi[0]              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[20]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[19]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[19]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|vsync_lo[24]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; sync_level:cga_sync_level|peak_lo[27]        ; sync_level:cga_sync_level|peak_lo[20]        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; cga_genlock:cga_genlock|hcount[13]           ; cga_genlock:cga_genlock|hcount[13]           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_video:hgc_vga_video|col_number[0] ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_video:mda_vga_video|col_number[0] ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga_video:mda_vga_video|row_number[0] ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_video:hgc_vga_video|row_number[0] ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_video:mda_vga_video|start_col[0]  ; vga_video:mda_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.215 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; vga_video:hgc_vga_video|blank         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.251 ; vga_video:mda_vga_video|start_col[2]  ; vga_video:mda_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; vga_video:mda_vga_video|start_col[1]  ; vga_video:mda_vga_video|col_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; vga_video:mda_vga_video|videoh        ; vga_video:mda_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; vga_video:mda_vga_video|start_col[4]  ; vga_video:mda_vga_video|col_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; vga_video:hgc_vga_video|videoh        ; vga_video:hgc_vga_video|blank          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; vga_video:hgc_vga_video|start_row[4]  ; vga_video:hgc_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; vga_video:hgc_vga_video|start_col[3]  ; vga_video:hgc_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; dual_ram_out:hgc_ram_out|q[4]         ; vga_video:hgc_vga_video|r_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; vga_video:mda_vga_video|start_row[0]  ; vga_video:mda_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; vga_video:hgc_vga_video|start_row[0]  ; vga_video:hgc_vga_video|row_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; vga_video:hgc_vga_video|start_row[2]  ; vga_video:hgc_vga_video|row_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; vga_video:mda_vga_video|start_row[3]  ; vga_video:mda_vga_video|row_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; vga_video:hgc_vga_video|hcount[0]     ; vga_video:hgc_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; dual_ram_out:hgc_ram_out|q[0]         ; vga_video:hgc_vga_video|b_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; vga_video:mda_vga_video|hcount[7]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; vga_video:hgc_vga_video|start_col[0]  ; vga_video:hgc_vga_video|col_number[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.392      ;
; 0.272 ; vga_video:mda_vga_video|start_row[1]  ; vga_video:mda_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[2]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[1]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; vga_video:mda_vga_video|blank         ; vga_video:mda_vga_video|g_out[0]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; vga_video:mda_vga_video|hcount[0]     ; vga_video:mda_vga_video|hblank         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.292 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|videov         ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; vga_video:hgc_vga_video|start_col[2]  ; vga_video:hgc_vga_video|col_number[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; vga_video:mda_vga_video|start_col[3]  ; vga_video:mda_vga_video|col_number[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.302 ; vga_video:hgc_vga_video|start_row[1]  ; vga_video:hgc_vga_video|row_number[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; vga_video:hgc_vga_video|vcount[15]    ; vga_video:hgc_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga_video:mda_vga_video|vcount[15]    ; vga_video:mda_vga_video|vcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:hgc_vga_video|vcount[1]     ; vga_video:hgc_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:hgc_vga_video|vcount[3]     ; vga_video:hgc_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:hgc_vga_video|vcount[5]     ; vga_video:hgc_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:hgc_vga_video|vcount[11]    ; vga_video:hgc_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:hgc_vga_video|vcount[13]    ; vga_video:hgc_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:mda_vga_video|hcount[15]    ; vga_video:mda_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:hgc_vga_video|hcount[15]    ; vga_video:hgc_vga_video|hcount[15]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; dual_ram_out:hgc_ram_out|q[1]         ; vga_video:hgc_vga_video|b_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|vcount[1]     ; vga_video:mda_vga_video|vcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|vcount[3]     ; vga_video:mda_vga_video|vcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|vcount[5]     ; vga_video:mda_vga_video|vcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|vcount[11]    ; vga_video:mda_vga_video|vcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|vcount[13]    ; vga_video:mda_vga_video|vcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|vcount[6]     ; vga_video:hgc_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_video:hgc_vga_video|vcount[7]     ; vga_video:hgc_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_video:hgc_vga_video|vcount[9]     ; vga_video:hgc_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_video:mda_vga_video|hcount[3]     ; vga_video:mda_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|hcount[13]    ; vga_video:mda_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|hcount[11]    ; vga_video:mda_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|hcount[5]     ; vga_video:mda_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:mda_vga_video|hcount[1]     ; vga_video:mda_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|hcount[1]     ; vga_video:hgc_vga_video|hcount[1]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|hcount[3]     ; vga_video:hgc_vga_video|hcount[3]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|hcount[11]    ; vga_video:hgc_vga_video|hcount[11]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|hcount[13]    ; vga_video:hgc_vga_video|hcount[13]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:hgc_vga_video|hcount[5]     ; vga_video:hgc_vga_video|hcount[5]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_video:mda_vga_video|vcount[6]     ; vga_video:mda_vga_video|vcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:mda_vga_video|vcount[7]     ; vga_video:mda_vga_video|vcount[7]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:mda_vga_video|vcount[9]     ; vga_video:mda_vga_video|vcount[9]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:hgc_vga_video|vcount[2]     ; vga_video:hgc_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_video:hgc_vga_video|vcount[4]     ; vga_video:hgc_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_video:hgc_vga_video|vcount[8]     ; vga_video:hgc_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_video:hgc_vga_video|vcount[14]    ; vga_video:hgc_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_video:mda_vga_video|hcount[2]     ; vga_video:mda_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:mda_vga_video|hcount[6]     ; vga_video:mda_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:hgc_vga_video|hcount[6]     ; vga_video:hgc_vga_video|hcount[6]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_video:mda_vga_video|vcount[2]     ; vga_video:mda_vga_video|vcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:mda_vga_video|vcount[4]     ; vga_video:mda_vga_video|vcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:mda_vga_video|vcount[8]     ; vga_video:mda_vga_video|vcount[8]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:mda_vga_video|vcount[14]    ; vga_video:mda_vga_video|vcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:hgc_vga_video|vcount[10]    ; vga_video:hgc_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_video:hgc_vga_video|vcount[12]    ; vga_video:hgc_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_video:mda_vga_video|hcount[14]    ; vga_video:mda_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:mda_vga_video|hcount[4]     ; vga_video:mda_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:hgc_vga_video|hcount[14]    ; vga_video:hgc_vga_video|hcount[14]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:hgc_vga_video|hcount[4]     ; vga_video:hgc_vga_video|hcount[4]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:hgc_vga_video|hcount[2]     ; vga_video:hgc_vga_video|hcount[2]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_video:mda_vga_video|vcount[10]    ; vga_video:mda_vga_video|vcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:mda_vga_video|vcount[12]    ; vga_video:mda_vga_video|vcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:mda_vga_video|hcount[12]    ; vga_video:mda_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:mda_vga_video|hcount[10]    ; vga_video:mda_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:hgc_vga_video|hcount[12]    ; vga_video:hgc_vga_video|hcount[12]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:hgc_vga_video|hcount[10]    ; vga_video:hgc_vga_video|hcount[10]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; vga_video:hgc_vga_video|vcount[0]     ; vga_video:hgc_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.315 ; dual_ram_out:hgc_ram_out|q[5]         ; vga_video:hgc_vga_video|r_out[3]~reg0  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; vga_video:mda_vga_video|hcount[8]     ; vga_video:mda_vga_video|hsync_out~reg0 ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.322 ; vga_video:mda_vga_video|vcount[0]     ; vga_video:mda_vga_video|vcount[0]      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.334 ; vga_video:mda_vga_video|start_row[4]  ; vga_video:mda_vga_video|row_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.362 ; vga_video:hgc_vga_video|start_col[4]  ; vga_video:hgc_vga_video|col_number[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.482      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_video:cga_vga_video|col_number[0] ; vga_video:cga_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_video:ega_vga_video|col_number[0] ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; vga_video:ega_vga_video|row_number[0] ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vga_video:ega_vga_video|start_col[0]  ; vga_video:ega_vga_video|col_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.251 ; vga_video:cga_vga_video|start_row[0]  ; vga_video:cga_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.253 ; vga_video:cga_vga_video|videov        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; vga_video:cga_vga_video|start_col[3]  ; vga_video:cga_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; vga_video:ega_vga_video|start_col[2]  ; vga_video:ega_vga_video|col_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; vga_video:ega_vga_video|videov        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; vga_video:ega_vga_video|videoh        ; vga_video:ega_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; vga_video:cga_vga_video|videoh        ; vga_video:cga_vga_video|blank          ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; vga_video:ega_vga_video|start_row[3]  ; vga_video:ega_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.281 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.284 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.295 ; vga_video:ega_vga_video|start_row[2]  ; vga_video:ega_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; vga_video:ega_vga_video|start_col[3]  ; vga_video:ega_vga_video|col_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; vga_video:ega_vga_video|start_col[1]  ; vga_video:ega_vga_video|col_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; vga_video:ega_vga_video|start_col[4]  ; vga_video:ega_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; vga_video:cga_vga_video|start_row[2]  ; vga_video:cga_vga_video|row_number[2]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.301 ; vga_video:ega_vga_video|start_row[4]  ; vga_video:ega_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; vga_video:cga_vga_video|hcount[15]    ; vga_video:cga_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga_video:ega_vga_video|start_row[1]  ; vga_video:ega_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:ega_vga_video|vcount[15]    ; vga_video:ega_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:cga_vga_video|vcount[15]    ; vga_video:cga_vga_video|vcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:ega_vga_video|hcount[15]    ; vga_video:ega_vga_video|hcount[15]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_video:cga_vga_video|hcount[11]    ; vga_video:cga_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:cga_vga_video|hcount[13]    ; vga_video:cga_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_video:cga_vga_video|hcount[3]     ; vga_video:cga_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|vcount[13]    ; vga_video:ega_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|vcount[11]    ; vga_video:ega_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|vcount[1]     ; vga_video:ega_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|vcount[3]     ; vga_video:ega_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|vcount[5]     ; vga_video:ega_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|vcount[3]     ; vga_video:cga_vga_video|vcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|vcount[5]     ; vga_video:cga_vga_video|vcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|vcount[11]    ; vga_video:cga_vga_video|vcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|vcount[13]    ; vga_video:cga_vga_video|vcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|hcount[11]    ; vga_video:ega_vga_video|hcount[11]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:ega_vga_video|hcount[13]    ; vga_video:ega_vga_video|hcount[13]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_video:cga_vga_video|hcount[7]     ; vga_video:cga_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_video:cga_vga_video|hcount[6]     ; vga_video:cga_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_video:cga_vga_video|hcount[2]     ; vga_video:cga_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga_video:ega_vga_video|vcount[9]     ; vga_video:ega_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:ega_vga_video|vcount[6]     ; vga_video:ega_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:ega_vga_video|vcount[7]     ; vga_video:ega_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:cga_vga_video|vcount[7]     ; vga_video:cga_vga_video|vcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:cga_vga_video|vcount[6]     ; vga_video:cga_vga_video|vcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:cga_vga_video|vcount[9]     ; vga_video:cga_vga_video|vcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:ega_vga_video|hcount[6]     ; vga_video:ega_vga_video|hcount[6]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_video:cga_vga_video|hcount[14]    ; vga_video:cga_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_video:cga_vga_video|hcount[4]     ; vga_video:cga_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|vcount[14]    ; vga_video:ega_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|vcount[8]     ; vga_video:ega_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|vcount[2]     ; vga_video:ega_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|vcount[4]     ; vga_video:ega_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:cga_vga_video|vcount[2]     ; vga_video:cga_vga_video|vcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:cga_vga_video|vcount[4]     ; vga_video:cga_vga_video|vcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:cga_vga_video|vcount[14]    ; vga_video:cga_vga_video|vcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:cga_vga_video|vcount[8]     ; vga_video:cga_vga_video|vcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|hcount[14]    ; vga_video:ega_vga_video|hcount[14]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|hcount[4]     ; vga_video:ega_vga_video|hcount[4]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:ega_vga_video|hcount[2]     ; vga_video:ega_vga_video|hcount[2]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_video:cga_vga_video|hcount[12]    ; vga_video:cga_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_video:cga_vga_video|hcount[10]    ; vga_video:cga_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga_video:ega_vga_video|vcount[12]    ; vga_video:ega_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:ega_vga_video|vcount[10]    ; vga_video:ega_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:cga_vga_video|vcount[10]    ; vga_video:cga_vga_video|vcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:cga_vga_video|vcount[12]    ; vga_video:cga_vga_video|vcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:ega_vga_video|hcount[12]    ; vga_video:ega_vga_video|hcount[12]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_video:ega_vga_video|hcount[10]    ; vga_video:ega_vga_video|hcount[10]     ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; vga_video:ega_vga_video|hcount[3]     ; vga_video:ega_vga_video|hcount[3]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hcount[7]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.326 ; vga_video:cga_vga_video|hcount[0]     ; vga_video:cga_vga_video|hcount[1]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.448      ;
; 0.332 ; vga_video:cga_vga_video|start_row[3]  ; vga_video:cga_vga_video|row_number[3]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.454      ;
; 0.367 ; vga_video:cga_vga_video|start_row[4]  ; vga_video:cga_vga_video|row_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.489      ;
; 0.372 ; vga_video:ega_vga_video|hcount[0]     ; vga_video:ega_vga_video|hblank         ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.491      ;
; 0.374 ; vga_video:ega_vga_video|hcount[7]     ; vga_video:ega_vga_video|hsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.493      ;
; 0.377 ; vga_video:cga_vga_video|vcount[0]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.496      ;
; 0.378 ; vga_video:cga_vga_video|start_col[4]  ; vga_video:cga_vga_video|col_number[4]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.498      ;
; 0.381 ; vga_video:cga_vga_video|start_row[1]  ; vga_video:cga_vga_video|row_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.503      ;
; 0.392 ; vga_video:ega_vga_video|vcount[0]     ; vga_video:ega_vga_video|vcount[0]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.512      ;
; 0.412 ; vga_video:cga_vga_video|vcount[1]     ; vga_video:cga_vga_video|vsync_out~reg0 ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.531      ;
; 0.413 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[5]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; vga_video:cga_vga_video|col_number[9] ; vga_video:cga_vga_video|col_number[9]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[8]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; vga_video:cga_vga_video|hcount[1]     ; vga_video:cga_vga_video|hcount[9]      ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.534      ;
; 0.423 ; vga_video:ega_vga_video|start_row[0]  ; vga_video:ega_vga_video|row_number[0]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.539      ;
; 0.430 ; vga_video:cga_vga_video|start_col[1]  ; vga_video:cga_vga_video|col_number[1]  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.550      ;
; 0.433 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|r_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.559      ;
; 0.434 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[0]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.560      ;
; 0.434 ; vga_video:cga_vga_video|blank         ; vga_video:cga_vga_video|b_out[3]~reg0  ; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.560      ;
+-------+---------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                            ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 7.304 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.024     ; 1.389      ;
; 7.444 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 1.235      ;
; 7.536 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.025     ; 1.156      ;
; 7.597 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.040     ; 1.080      ;
; 7.633 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.040     ; 1.044      ;
; 7.687 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.019     ; 1.011      ;
; 7.719 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 0.962      ;
; 7.762 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 0.918      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                             ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.692 ; sram:ega_sram|wr_ack ; ega_genlock:ega_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.811      ;
; 0.717 ; sram:ega_sram|rd_ack ; vga_video:ega_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.838      ;
; 0.742 ; sram:hgc_sram|wr_ack ; hgc_genlock:hgc_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.881      ;
; 0.805 ; sram:mda_sram|rd_ack ; vga_video:mda_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.923      ;
; 0.824 ; sram:mda_sram|wr_ack ; mda_genlock:mda_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.941      ;
; 0.869 ; sram:cga_sram|wr_ack ; cga_genlock:cga_genlock|wr_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.000      ;
; 0.936 ; sram:hgc_sram|rd_ack ; vga_video:hgc_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.055      ;
; 1.057 ; sram:cga_sram|rd_ack ; vga_video:cga_vga_video|rd_req ; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.190      ;
+-------+----------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 53
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.950 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.550  ; 0.137 ; 5.773    ; 0.692   ; 3.491               ;
;  CLK                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.550  ; 0.155 ; N/A      ; N/A     ; 3.491               ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 22.077 ; 0.186 ; N/A      ; N/A     ; 17.407              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; 2.810  ; 0.178 ; N/A      ; N/A     ; 4.038               ;
;  pll2|altpll_component|auto_generated|pll1|clk[1] ; 31.767 ; 0.186 ; N/A      ; N/A     ; 19.555              ;
;  pll2|altpll_component|auto_generated|pll1|clk[2] ; 2.648  ; 0.137 ; 5.773    ; 0.692   ; 4.081               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SRAM_ADDR0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR2    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR3    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR4    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR5    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR6    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR7    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR8    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR9    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR10   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR11   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR12   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR13   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR14   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR15   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR16   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR17   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ15     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ14     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ13     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SRAM_DQ15               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ14               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ13               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ12               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ11               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ10               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ9                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ8                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ7                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ6                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ5                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ4                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; V                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; H                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SB                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SG                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PR                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SR                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PG                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PB                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DOWN_BTN                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UP_BTN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LEFT_BTN                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RIGHT_BTN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR4    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR5    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR6    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR7    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR8    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR9    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR10   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR11   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR12   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR13   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR14   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR15   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR16   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR17   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; R0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; R3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; G3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ15     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ14     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR4    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR5    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR6    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR7    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR8    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR9    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR10   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR11   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR12   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR13   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR14   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR15   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR16   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SRAM_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR17   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; G3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ15     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ14     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR4    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR5    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR6    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR7    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR8    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR9    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR10   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR11   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR12   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR13   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR14   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR15   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR16   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR17   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; R1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; R3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; B3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ15     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ14     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 25205      ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 5765       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 10606      ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 5609       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 25663      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 25205      ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 5765       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 10606      ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; 5609       ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 25663      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLK                                              ; CLK                                              ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[0] ; pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[1] ; pll2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[2] ; pll2|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 08 21:17:24 2017
Info: Command: quartus_sta MCE2VGA -c mce2vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'mce2vga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 13 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 23 -multiply_by 13 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[1]} {pll2|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[2]} {pll2|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332174): Ignored filter at mce2vga.sdc(77): pll1|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332049): Ignored set_input_delay at mce2vga.sdc(77): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 77
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay  0.075 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332049): Ignored set_input_delay at mce2vga.sdc(81): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 81
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 81
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332049): Ignored set_output_delay at mce2vga.sdc(97): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 97
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay 0.075 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 97
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332049): Ignored set_output_delay at mce2vga.sdc(101): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 101
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 101
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(110): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 110
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 110
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(117): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 117
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 117
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(123): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 123
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 123
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(124): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 124
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 124
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(126): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 126
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 126
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(127): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 127
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 127
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(128): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 128
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 128
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(136): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 136
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 136
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(143): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 143
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 143
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(150): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 150
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 150
Warning (332174): Ignored filter at mce2vga.sdc(161): sram:cga_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332049): Ignored set_false_path at mce2vga.sdc(161): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 161
    Info (332050): set_false_path -from {sram:cga_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332174): Ignored filter at mce2vga.sdc(162): sram:cga_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332049): Ignored set_false_path at mce2vga.sdc(162): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 162
    Info (332050): set_false_path -from {sram:cga_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332174): Ignored filter at mce2vga.sdc(218): sram:ega_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332049): Ignored set_false_path at mce2vga.sdc(218): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 218
    Info (332050): set_false_path -from {sram:ega_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332174): Ignored filter at mce2vga.sdc(219): sram:ega_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332049): Ignored set_false_path at mce2vga.sdc(219): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 219
    Info (332050): set_false_path -from {sram:ega_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332174): Ignored filter at mce2vga.sdc(275): sram:mda_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332049): Ignored set_false_path at mce2vga.sdc(275): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 275
    Info (332050): set_false_path -from {sram:mda_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332174): Ignored filter at mce2vga.sdc(276): sram:mda_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332049): Ignored set_false_path at mce2vga.sdc(276): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 276
    Info (332050): set_false_path -from {sram:mda_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.550               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.648               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.810               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    22.077               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.767               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.430               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.433               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.773               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.645               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.491               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.060               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.084               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.895               0.000 CLK 
    Info (332119):    17.407               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.556               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 53 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.116 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.880               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.010               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.131               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.252               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    32.252               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.376               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.380               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.383               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.947               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.481               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.491               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.038               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.081               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.906               0.000 CLK 
    Info (332119):    17.408               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.555               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 53 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.139 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.104               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.006               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.202               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.630               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.270               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.155               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 7.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.304               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.580               0.000 pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.099               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.099               0.000 pll2|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 CLK 
    Info (332119):    17.429               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.577               0.000 pll2|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 53 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 53
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.950 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 657 warnings
    Info: Peak virtual memory: 720 megabytes
    Info: Processing ended: Fri Dec 08 21:17:28 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


