0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/projeto_ted/projeto_ted.sim/sim_1/impl/timing/xsim/teste_time_impl.v,1685557029,verilog,,,,glbl;teste,,,,,,,,
