
---------- Begin Simulation Statistics ----------
final_tick                               108811436837001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8164671                       # Simulator instruction rate (inst/s)
host_mem_usage                                2027512                       # Number of bytes of host memory used
host_op_rate                                  8303934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   622.03                       # Real time elapsed on the host
host_tick_rate                             8125184416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5078629812                       # Number of instructions simulated
sim_ops                                    5165256563                       # Number of ops (including micro ops) simulated
sim_seconds                                  5.054070                       # Number of seconds simulated
sim_ticks                                5054070130001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           27                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           27                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4047                      
system.ruby.DMA_Controller.I.allocI_store |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1728                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        4751    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         4751                      
system.ruby.DMA_Controller.M.allocTBE    |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1728                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1728                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       19737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        19737                      
system.ruby.DMA_Controller.S.SloadSEvent |          59    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           59                      
system.ruby.DMA_Controller.S.allocTBE    |        3383    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3383                      
system.ruby.DMA_Controller.S.deallocTBE  |         357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          357                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4047                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       10272    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        10272                      
system.ruby.DMA_Controller.SloadSEvent   |          59    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           59                      
system.ruby.DMA_Controller.Stallmandatory_in |       30009    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        30009                      
system.ruby.DMA_Controller.allocI_load   |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4047                      
system.ruby.DMA_Controller.allocI_store  |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1728                      
system.ruby.DMA_Controller.allocTBE      |        5111    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5111                      
system.ruby.DMA_Controller.deallocTBE    |         357    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          357                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        4751    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         4751                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4047    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4047                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1728                      
system.ruby.Directory_Controller.I.allocTBE |      284021     30.29%     30.29% |      266349     28.40%     58.69% |      191292     20.40%     79.09% |      196106     20.91%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       937768                      
system.ruby.Directory_Controller.I.deallocTBE |      283036     30.31%     30.31% |      265354     28.42%     58.73% |      190267     20.38%     79.10% |      195115     20.90%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       933772                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |          14     29.79%     29.79% |          10     21.28%     51.06% |          20     42.55%     93.62% |           3      6.38%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total           47                      
system.ruby.Directory_Controller.M.allocTBE |       91496     29.25%     29.25% |       82979     26.53%     55.78% |       70324     22.48%     78.26% |       67993     21.74%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       312792                      
system.ruby.Directory_Controller.M.deallocTBE |       91680     29.24%     29.24% |       83162     26.52%     55.76% |       70528     22.49%     78.26% |       68177     21.74%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       313547                      
system.ruby.Directory_Controller.M_GetM.Progress |        2833     70.33%     70.33% |         362      8.99%     79.32% |         526     13.06%     92.38% |         307      7.62%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         4028                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.M_GetS.Progress |       18989     39.84%     39.84% |       12517     26.26%     66.11% |        8724     18.31%     84.41% |        7429     15.59%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        47659                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           2     28.57%     28.57% |           0      0.00%     28.57% |           2     28.57%     57.14% |           3     42.86%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          26     11.26%     11.26% |          31     13.42%     24.68% |          77     33.33%     58.01% |          97     41.99%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          231                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.Progress |       21822     42.22%     42.22% |       12879     24.92%     67.14% |        9250     17.90%     85.03% |        7736     14.97%    100.00%
system.ruby.Directory_Controller.Progress::total        51687                      
system.ruby.Directory_Controller.S.allocTBE |      474233     30.94%     30.94% |      367706     23.99%     54.94% |      327250     21.35%     76.29% |      363383     23.71%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      1532572                      
system.ruby.Directory_Controller.S.deallocTBE |      475034     30.93%     30.93% |      368518     23.99%     54.93% |      328071     21.36%     76.29% |      364190     23.71%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      1535813                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           9     12.86%     12.86% |           7     10.00%     22.86% |           9     12.86%     35.71% |          45     64.29%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           70                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       17616     42.24%     42.24% |       10617     25.46%     67.70% |        7394     17.73%     85.43% |        6074     14.57%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        41701                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       17616     42.24%     42.24% |       10617     25.46%     67.70% |        7394     17.73%     85.43% |        6074     14.57%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        41701                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           4     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total            6                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |          51     51.52%     51.52% |          16     16.16%     67.68% |          25     25.25%     92.93% |           7      7.07%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total           99                      
system.ruby.Directory_Controller.Stallreqto_in |         109     23.49%     23.49% |          64     13.79%     37.28% |         133     28.66%     65.95% |         158     34.05%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          464                      
system.ruby.Directory_Controller.allocTBE |      867366     30.71%     30.71% |      727651     25.76%     56.46% |      596260     21.11%     77.57% |      633556     22.43%    100.00%
system.ruby.Directory_Controller.allocTBE::total      2824833                      
system.ruby.Directory_Controller.deallocTBE |      867366     30.71%     30.71% |      727651     25.76%     56.46% |      596260     21.11%     77.57% |      633556     22.43%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      2824833                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    103958629                      
system.ruby.IFETCH.hit_latency_hist_seqr |   103958629    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    103958629                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    104589957                      
system.ruby.IFETCH.latency_hist_seqr     |   104589957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    104589957                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       631328                      
system.ruby.IFETCH.miss_latency_hist_seqr |      631328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       631328                      
system.ruby.L1Cache_Controller.I.allocI_load |      269400     22.72%     22.72% |      366251     30.89%     53.61% |      284389     23.98%     77.59% |      265699     22.41%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1185739                      
system.ruby.L1Cache_Controller.I.allocI_store |       42695     21.88%     21.88% |       53607     27.47%     49.35% |       65970     33.81%     83.15% |       32875     16.85%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       195147                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      311086     22.59%     22.59% |      418834     30.42%     53.01% |      349345     25.37%     78.38% |      297657     21.62%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      1376922                      
system.ruby.L1Cache_Controller.I_store.Progress |         734     56.86%     56.86% |         322     24.94%     81.80% |          36      2.79%     84.59% |         199     15.41%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1291                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           5     55.56%     55.56% |           3     33.33%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            9                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     4139968     26.85%     26.85% |     4642670     30.11%     56.96% |     3614141     23.44%     80.40% |     3021810     19.60%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     15418589                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     4187502     26.80%     26.80% |     4389754     28.09%     54.89% |     3823442     24.47%     79.35% |     3226400     20.65%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     15627098                      
system.ruby.L1Cache_Controller.M.allocTBE |       95847     30.81%     30.81% |       79363     25.51%     56.33% |       80868     26.00%     82.32% |       54985     17.68%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       311063                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       96037     30.80%     30.80% |       79663     25.55%     56.35% |       80992     25.97%     82.32% |       55126     17.68%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       311818                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         184     27.46%     27.46% |         175     26.12%     53.58% |         144     21.49%     75.07% |         167     24.93%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          670                      
system.ruby.L1Cache_Controller.MloadMEvent |     4139968     26.85%     26.85% |     4642670     30.11%     56.96% |     3614141     23.44%     80.40% |     3021810     19.60%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     15418589                      
system.ruby.L1Cache_Controller.MstoreMEvent |     4187502     26.80%     26.80% |     4389754     28.09%     54.89% |     3823442     24.47%     79.35% |     3226400     20.65%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     15627098                      
system.ruby.L1Cache_Controller.Progress  |      134961     62.91%     62.91% |       31678     14.77%     77.68% |       20610      9.61%     87.28% |       27283     12.72%    100.00%
system.ruby.L1Cache_Controller.Progress::total       214532                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    22320840     20.03%     20.03% |    37632306     33.78%     53.81% |    29322554     26.32%     80.13% |    22135550     19.87%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    111411250                      
system.ruby.L1Cache_Controller.S.allocTBE |      299287     24.34%     24.34% |      370286     30.11%     54.44% |      289005     23.50%     77.94% |      271254     22.06%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1229832                      
system.ruby.L1Cache_Controller.S.deallocTBE |       30706     64.91%     64.91% |        4759     10.06%     74.98% |        5506     11.64%     86.62% |        6331     13.38%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        47302                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      269400     22.72%     22.72% |      366251     30.89%     53.61% |      284389     23.98%     77.59% |      265699     22.41%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1185739                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         155     26.68%     26.68% |         142     24.44%     51.12% |         126     21.69%     72.81% |         158     27.19%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          581                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            5                      
system.ruby.L1Cache_Controller.S_store.Progress |      134227     62.95%     62.95% |       31355     14.70%     77.65% |       20574      9.65%     87.30% |       27084     12.70%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       213240                      
system.ruby.L1Cache_Controller.SloadSEvent |    22320840     20.03%     20.03% |    37632306     33.78%     53.81% |    29322554     26.32%     80.13% |    22135550     19.87%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    111411250                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           5     55.56%     55.56% |           3     33.33%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total            9                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         339     26.99%     26.99% |         322     25.64%     52.63% |         270     21.50%     74.12% |         325     25.88%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         1256                      
system.ruby.L1Cache_Controller.allocI_load |      269400     22.72%     22.72% |      366251     30.89%     53.61% |      284389     23.98%     77.59% |      265699     22.41%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1185739                      
system.ruby.L1Cache_Controller.allocI_store |       42695     21.88%     21.88% |       53607     27.47%     49.35% |       65970     33.81%     83.15% |       32875     16.85%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       195147                      
system.ruby.L1Cache_Controller.allocTBE  |      395134     25.64%     25.64% |      449649     29.18%     54.82% |      369873     24.00%     78.83% |      326239     21.17%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      1540895                      
system.ruby.L1Cache_Controller.deallocTBE |       30706     64.91%     64.91% |        4759     10.06%     74.98% |        5506     11.64%     86.62% |        6331     13.38%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        47302                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      311086     22.59%     22.59% |      418834     30.42%     53.01% |      349345     25.37%     78.38% |      297657     21.62%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      1376922                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      269400     22.72%     22.72% |      366251     30.89%     53.61% |      284389     23.98%     77.59% |      265699     22.41%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1185739                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       96037     30.80%     30.80% |       79663     25.55%     56.35% |       80992     25.97%     82.32% |       55126     17.68%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       311818                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     22871210                      
system.ruby.LD.hit_latency_hist_seqr     |    22871210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     22871210                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     23425621                      
system.ruby.LD.latency_hist_seqr         |    23425621    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      23425621                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       554411                      
system.ruby.LD.miss_latency_hist_seqr    |      554411    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       554411                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       282597                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      282597    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       282597                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       325605                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      325605    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       325605                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        43008                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       43008    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        43008                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       325605                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      325605    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       325605                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       325605                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      325605    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       325605                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       778463                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      778463    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       778463                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       800373                      
system.ruby.RMW_Read.latency_hist_seqr   |      800373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       800373                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        21910                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       21910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        21910                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     14240433                      
system.ruby.ST.hit_latency_hist_seqr     |    14240433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     14240433                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     14487333                      
system.ruby.ST.latency_hist_seqr         |    14487333    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      14487333                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       246900                      
system.ruby.ST.miss_latency_hist_seqr    |      246900    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       246900                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.997620                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  3390.761111                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.318813                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  5468.838360                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.993699                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4030.623980                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.373314                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  7676.078095                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.993844                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4006.800094                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.758276                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  8291.109154                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.997925                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4648.122065                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.811390                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  8727.220417                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         6845                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  9222.954315                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 44191.720706                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  1564.676315                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 144131.462098                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   561.574669                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    142456937                      
system.ruby.hit_latency_hist_seqr        |   142456937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    142456937                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  5807.285840                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.003824                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   537.539269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999865                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16497.401901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   666.092021                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  7557.683705                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.005618                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   547.294452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.991936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 17484.348541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   578.766121                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6561.439211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.004502                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   545.428653                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 15512.867126                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   550.969668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  7461.099794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.003502                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   532.103984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16500.306081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   570.064038                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      143954494                      
system.ruby.latency_hist_seqr            |   143954494    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        143954494                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      1497557                      
system.ruby.miss_latency_hist_seqr       |     1497557    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1497557                      
system.ruby.network.average_flit_latency    16.575691                      
system.ruby.network.average_flit_network_latency    12.042083                      
system.ruby.network.average_flit_queueing_latency     4.533609                      
system.ruby.network.average_flit_vnet_latency |   15.063301                       |    5.102671                       |    8.398908                      
system.ruby.network.average_flit_vqueue_latency |    5.838902                       |    6.000001                       |    1.292401                      
system.ruby.network.average_hops             1.008160                      
system.ruby.network.average_packet_latency    14.809861                      
system.ruby.network.average_packet_network_latency    11.232139                      
system.ruby.network.average_packet_queueing_latency     3.577722                      
system.ruby.network.average_packet_vnet_latency |   23.566160                       |    5.102671                       |    6.870217                      
system.ruby.network.average_packet_vqueue_latency |    5.512802                       |    6.000001                       |    1.155490                      
system.ruby.network.avg_link_utilization     0.003915                      
system.ruby.network.avg_vc_load          |    0.001738     44.40%     44.40% |    0.000222      5.67%     50.07% |    0.000200      5.11%     55.19% |    0.000197      5.04%     60.23% |    0.000316      8.06%     68.29% |    0.000037      0.95%     69.24% |    0.000035      0.90%     70.15% |    0.000035      0.90%     71.05% |    0.000846     21.60%     92.65% |    0.000098      2.51%     95.16% |    0.000095      2.42%     97.58% |    0.000095      2.42%    100.00%
system.ruby.network.avg_vc_load::total       0.003915                      
system.ruby.network.ext_in_link_utilization     13155425                      
system.ruby.network.ext_out_link_utilization     13155425                      
system.ruby.network.flit_network_latency |   118978042                       |     7293452                       |    32147223                      
system.ruby.network.flit_queueing_latency |    46118781                       |     8576041                       |     4946725                      
system.ruby.network.flits_injected       |     7898537     60.04%     60.04% |     1429340     10.87%     70.91% |     3827548     29.09%    100.00%
system.ruby.network.flits_injected::total     13155425                      
system.ruby.network.flits_received       |     7898537     60.04%     60.04% |     1429340     10.87%     70.91% |     3827548     29.09%    100.00%
system.ruby.network.flits_received::total     13155425                      
system.ruby.network.int_link_utilization     13262767                      
system.ruby.network.packet_network_latency |    39934579                       |     7293452                       |    19120720                      
system.ruby.network.packet_queueing_latency |     9341845                       |     8576041                       |     3215881                      
system.ruby.network.packets_injected     |     1694573     28.69%     28.69% |     1429340     24.20%     52.88% |     2783132     47.12%    100.00%
system.ruby.network.packets_injected::total      5907045                      
system.ruby.network.packets_received     |     1694573     28.69%     28.69% |     1429340     24.20%     52.88% |     2783132     47.12%    100.00%
system.ruby.network.packets_received::total      5907045                      
system.ruby.network.routers0.buffer_reads      7225059                      
system.ruby.network.routers0.buffer_writes      7225059                      
system.ruby.network.routers0.crossbar_activity      7225059                      
system.ruby.network.routers0.sw_input_arbiter_activity      7248002                      
system.ruby.network.routers0.sw_output_arbiter_activity      7225059                      
system.ruby.network.routers1.buffer_reads      7192011                      
system.ruby.network.routers1.buffer_writes      7192011                      
system.ruby.network.routers1.crossbar_activity      7192011                      
system.ruby.network.routers1.sw_input_arbiter_activity      7196663                      
system.ruby.network.routers1.sw_output_arbiter_activity      7192011                      
system.ruby.network.routers2.buffer_reads      6025244                      
system.ruby.network.routers2.buffer_writes      6025244                      
system.ruby.network.routers2.crossbar_activity      6025244                      
system.ruby.network.routers2.sw_input_arbiter_activity      6032620                      
system.ruby.network.routers2.sw_output_arbiter_activity      6025244                      
system.ruby.network.routers3.buffer_reads      5975878                      
system.ruby.network.routers3.buffer_writes      5975878                      
system.ruby.network.routers3.crossbar_activity      5975878                      
system.ruby.network.routers3.sw_input_arbiter_activity      5979363                      
system.ruby.network.routers3.sw_output_arbiter_activity      5975878                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    143954494                      
system.ruby.outstanding_req_hist_seqr::mean     1.000457                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000317                      
system.ruby.outstanding_req_hist_seqr::stdev     0.021363                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   143888769     99.95%     99.95% |       65725      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    143954494                      
system.switch_cpus0.Branches                  4583670                       # Number of branches fetched
system.switch_cpus0.committedInsts           15810344                       # Number of instructions committed
system.switch_cpus0.committedOps             39311859                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            5889585                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                18169                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            3960486                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 2791                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.989615                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           21097882                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 4675                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.010385                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             10106346507                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      104951002.479576                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     22087283                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     10036372                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      2744337                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses         48693                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                48693                       # number of float instructions
system.switch_cpus0.num_fp_register_reads        71121                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        37950                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1510451                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      10001395504.520424                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     37973998                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            37973998                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     78271524                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     30625477                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            5866005                       # Number of load instructions
system.switch_cpus0.num_mem_refs              9823717                       # number of memory refs
system.switch_cpus0.num_store_insts           3957712                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1104524      2.81%      2.81% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         28228026     71.80%     74.61% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           62716      0.16%     74.77% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            63297      0.16%     74.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            734      0.00%     74.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     74.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            432      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             710      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.94% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            8909      0.02%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp            1334      0.00%     74.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            8278      0.02%     74.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc          10525      0.03%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            23      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.01% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         5854119     14.89%     89.90% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        3953698     10.06%     99.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        11886      0.03%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         4014      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          39313225                       # Class of executed instruction
system.switch_cpus1.Branches                  4753173                       # Number of branches fetched
system.switch_cpus1.committedInsts           26326468                       # Number of instructions committed
system.switch_cpus1.committedOps             50823752                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            7522664                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                16427                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            4196791                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 3124                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.985415                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           35342601                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 4836                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.014585                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             10108140253                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      147424256.895849                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     22977588                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     13919046                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      2533964                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       6320887                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              6320887                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     12912313                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      5938247                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1857675                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      9960715996.104151                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     44904873                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            44904873                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     93620911                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     35659252                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            7491905                       # Number of load instructions
system.switch_cpus1.num_mem_refs             11682369                       # number of memory refs
system.switch_cpus1.num_store_insts           4190464                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       585702      1.15%      1.15% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         34090469     67.06%     68.21% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           90232      0.18%     68.39% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            64694      0.13%     68.51% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         135841      0.27%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            384      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc           167      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd         2319476      4.56%     73.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          138068      0.27%     73.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp           11816      0.02%     73.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt           29096      0.06%     73.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1238268      2.44%     76.13% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult         150160      0.30%     76.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     76.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        301133      0.59%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd          336      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt          176      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            1      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         6694859     13.17%     90.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        3839831      7.55%     97.74% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead       797046      1.57%     99.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       350633      0.69%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          50838388                       # Class of executed instruction
system.switch_cpus2.Branches                  3329922                       # Number of branches fetched
system.switch_cpus2.committedInsts           20534120                       # Number of instructions committed
system.switch_cpus2.committedOps             40678016                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            5975049                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                16151                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            3711392                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 4122                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.988021                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           27399766                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2797                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.011979                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             10107613539                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      121081500.284146                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     14772745                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      9142500                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1766078                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       8535974                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              8535974                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     16549001                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      8059748                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1318667                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      9986532038.715855                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     33028892                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            33028892                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     70024946                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     25330683                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            5926198                       # Number of load instructions
system.switch_cpus2.num_mem_refs              9634191                       # number of memory refs
system.switch_cpus2.num_store_insts           3707993                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       802946      1.97%      1.97% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         24319299     59.57%     61.53% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          112955      0.28%     61.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            63627      0.16%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         430091      1.05%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            432      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc            17      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd         3456572      8.47%     71.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu          202409      0.50%     71.98% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp            6138      0.02%     72.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            1892      0.00%     72.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1413478      3.46%     75.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult          73818      0.18%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        309965      0.76%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            8      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt           28      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            1      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            8      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     76.40% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         4695425     11.50%     87.90% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3256543      7.98%     95.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      1230773      3.01%     98.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       451450      1.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          40827875                       # Class of executed instruction
system.switch_cpus3.Branches                  3962330                       # Number of branches fetched
system.switch_cpus3.committedInsts           15531698                       # Number of instructions committed
system.switch_cpus3.committedOps             34015754                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            4865226                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                16633                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            3013093                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 2612                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.990686                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           20766633                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 4617                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.009314                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             10107588307                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      94140111.217095                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     17220788                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      9192529                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      2122514                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        249003                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               249003                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       418361                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       216300                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1527489                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      10013448195.782906                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     33318236                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            33318236                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     66938185                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     26801777                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            4842128                       # Number of load instructions
system.switch_cpus3.num_mem_refs              7852425                       # number of memory refs
system.switch_cpus3.num_store_insts           3010297                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       324969      0.96%      0.96% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         25513521     75.00%     75.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           90151      0.27%     76.22% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            67021      0.20%     76.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           5759      0.02%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            368      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     76.44% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd           27149      0.08%     76.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     76.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu           39265      0.12%     76.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp            2218      0.01%     76.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt           33920      0.10%     76.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc          55021      0.16%     76.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult            974      0.00%     76.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     76.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift          3909      0.01%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     76.92% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         4796691     14.10%     91.02% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        2997136      8.81%     99.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead        45437      0.13%     99.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        13161      0.04%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          34016670                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions        10120                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples         5060                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 986862890.316403                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 47357781.802549                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10         5060    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       883000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    991081500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total         5060                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  23409346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 4993526225001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 103794501265500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions        10142                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples         5071                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 987378722.934530                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 43033945.143386                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10         5071    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      3877000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    991208500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total         5071                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  46927847500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 5006997504001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 103757511485500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions        10167                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples         5083                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 983982627.287232                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 53824429.973485                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10         5083    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     80981000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    989341500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total         5083                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  52484815000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 5001583694501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 103757368327500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions        10102                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples         5050                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 986193278.713465                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 55612823.752445                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         5050    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      3500500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    991148500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total         5050                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  73712128498                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 4980276057503                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 103757448651000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 5054070130001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 5054070130001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 5054070130001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 5054070130001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      2445760                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           2445760                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        38215                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              38215                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       483919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               483919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       483919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              483919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     38215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000615500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            1374573                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      38215                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    38215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2311                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             1962                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2337                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2285                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             2522                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2956                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             2800                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             2716                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2664                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             1980                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            1911                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2005                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            2264                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2526                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            2346                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            2630                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   335674493                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 191075000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1052205743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8783.84                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27533.84                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   26807                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                70.15                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                38215                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  37537                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    427                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     23                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     50                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        11405                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   214.407014                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   134.718220                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   231.570240                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6008     52.68%     52.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1990     17.45%     70.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          948      8.31%     78.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          733      6.43%     84.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          711      6.23%     91.10% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          374      3.28%     94.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          303      2.66%     97.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          314      2.75%     99.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           24      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        11405                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               2445760                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                2445760                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 5054070027000                       # Total gap between requests
system.mem_ctrls2.avgGap                 132253566.06                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      2445760                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 483918.888557155093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        38215                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1052205743                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27533.84                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   70.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       339218                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       339218                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       339218                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       339218                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        38215                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        38215                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        38215                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        38215                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   3013063285                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   3013063285                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   3013063285                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   3013063285                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       377433                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       377433                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       377433                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       377433                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.101250                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.101250                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.101250                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.101250                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78845.042130                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78845.042130                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78845.042130                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78845.042130                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        38215                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        38215                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        38215                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        38215                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2236084036                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2236084036                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2236084036                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2236084036                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.101250                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.101250                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.101250                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.101250                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58513.254900                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58513.254900                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58513.254900                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58513.254900                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       269420                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       269420                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        38215                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        38215                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   3013063285                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   3013063285                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       307635                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       307635                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.124222                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.124222                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78845.042130                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78845.042130                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        38215                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        38215                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2236084036                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2236084036                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.124222                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.124222                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58513.254900                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58513.254900                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        69798                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        69798                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        69798                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        69798                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     36078.032883                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs          377433                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs         38215                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs          9.876567                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  103757366774500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 36078.032883                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.137627                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.137627                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        38215                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          764                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        37182                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.145779                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       6077143                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       377433                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            38620260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            20523360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          130847640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     81142402440                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    1872432480000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      2352728312340                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.511608                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 4867152206001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  18151664000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            42832860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            22758615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          142007460                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     81912705570                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    1871783723040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      2352867466185                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.539141                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 4865459362000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  19844508001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      2438912                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           2438912                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        38108                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              38108                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       482564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               482564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       482564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              482564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     38108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000588000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            1374336                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      38108                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    38108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2287                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             1981                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             2338                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2300                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             2516                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2944                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             2759                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             2686                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2647                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             1950                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            1907                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            1980                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            2272                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2551                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            2364                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            2626                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   331323991                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 190540000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1045848991                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8694.34                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27444.34                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   26689                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                70.04                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                38108                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  37417                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    437                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     66                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        11416                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   213.622985                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   133.973275                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   231.546107                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         6063     53.11%     53.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1943     17.02%     70.13% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          954      8.36%     78.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          719      6.30%     84.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          713      6.25%     91.03% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          394      3.45%     94.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          290      2.54%     97.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          317      2.78%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           23      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        11416                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               2438912                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                2438912                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 5054069284000                       # Total gap between requests
system.mem_ctrls3.avgGap                 132624889.37                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      2438912                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 482563.940995317709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        38108                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1045848991                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27444.34                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   70.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       354888                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       354888                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       354888                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       354888                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        38108                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        38108                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        38108                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        38108                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   3001208392                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   3001208392                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   3001208392                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   3001208392                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       392996                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       392996                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       392996                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       392996                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.096968                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.096968                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.096968                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.096968                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78755.337252                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78755.337252                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78755.337252                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78755.337252                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        38108                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        38108                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        38108                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        38108                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2226402392                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2226402392                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2226402392                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2226402392                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.096968                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.096968                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.096968                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.096968                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58423.490921                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58423.490921                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58423.490921                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58423.490921                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       287202                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       287202                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        38108                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        38108                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   3001208392                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   3001208392                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       325310                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       325310                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.117144                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.117144                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78755.337252                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78755.337252                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        38108                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        38108                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2226402392                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2226402392                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.117144                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.117144                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58423.490921                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58423.490921                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        67686                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        67686                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        67686                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        67686                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     35965.173796                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs          392996                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs         38108                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs         10.312690                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  103757366774500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 35965.173796                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.137196                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.137196                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        38108                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          774                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        37057                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.145370                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       6326044                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       392996                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            38941560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            20690340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          130640580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     81122523120                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    1872449220480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      2352725454720                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.511042                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 4867195554000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  18108316001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            42590100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            22633380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          141450540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     81847392120                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    1871838723840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      2352856228620                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.536917                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 4865603073501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  19700796500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      2449856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2449856                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        38279                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              38279                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       484729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               484729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       484729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              484729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     38279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1374691                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      38279                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    38279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2374                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2333                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             2537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2963                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             2782                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1944                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2013                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2243                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            2384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            2599                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   344971244                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 191395000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1062702494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9012.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27762.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   26691                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                38279                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  37606                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    422                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        11585                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   211.451360                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   132.974891                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   229.673125                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6178     53.33%     53.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1990     17.18%     70.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          981      8.47%     78.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          721      6.22%     85.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          690      5.96%     91.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          408      3.52%     94.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          287      2.48%     97.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          307      2.65%     99.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           23      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        11585                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2449856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                2449856                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 5054069478000                       # Total gap between requests
system.mem_ctrls0.avgGap                 132032432.35                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      2449856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 484729.324481992400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        38279                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1062702494                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27762.02                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   69.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       494036                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       494036                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       494036                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       494036                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        38279                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        38279                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        38279                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        38279                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   3026918721                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   3026918721                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   3026918721                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   3026918721                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       532315                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       532315                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       532315                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       532315                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.071910                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.071910                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.071910                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.071910                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79075.177539                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79075.177539                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79075.177539                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79075.177539                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        38279                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        38279                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        38279                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        38279                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2248571221                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2248571221                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2248571221                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2248571221                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.071910                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.071910                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.071910                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.071910                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58741.639567                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58741.639567                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58741.639567                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58741.639567                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       405374                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       405374                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        38279                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        38279                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   3026918721                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   3026918721                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       443653                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       443653                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.086281                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.086281                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79075.177539                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79075.177539                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        38279                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        38279                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2248571221                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2248571221                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.086281                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.086281                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58741.639567                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58741.639567                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        88662                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        88662                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        88662                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        88662                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     36109.454036                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs          532315                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs         38279                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs         13.906189                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  103757366879500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 36109.454036                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.137747                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.137747                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        38279                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          758                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        37258                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.146023                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       8555319                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       532315                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            39212880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            20834550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          130476360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     81250903080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1872340824000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2352745689510                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.515046                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 4866913552250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  18390317751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            43525440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            23130525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          142835700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     82023593370                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1871690384160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2352886907835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.542988                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 4865216204750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  20087665251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      2443840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2443840                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        38185                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              38185                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       483539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               483539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       483539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              483539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     38185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1374478                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      38185                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    38185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             1976                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             2518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2943                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             2769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2643                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1960                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1903                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            2373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            2615                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   335449496                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 190925000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1051418246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8784.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27534.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   26742                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                70.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                38185                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  37529                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    400                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     42                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        11440                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   213.594406                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   134.157359                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   231.180524                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6056     52.94%     52.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1975     17.26%     70.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          963      8.42%     78.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          719      6.28%     84.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          708      6.19%     91.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          386      3.37%     94.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          296      2.59%     97.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          313      2.74%     99.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           24      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        11440                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               2443840                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2443840                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 5054069744000                       # Total gap between requests
system.mem_ctrls1.avgGap                 132357463.51                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      2443840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 483538.996717387578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        38185                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1051418246                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27534.85                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   70.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       419479                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       419479                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       419479                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       419479                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        38185                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        38185                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        38185                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        38185                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   3010761815                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   3010761815                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   3010761815                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   3010761815                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       457664                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       457664                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       457664                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       457664                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.083435                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.083435                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.083435                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.083435                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78846.715071                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78846.715071                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78846.715071                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78846.715071                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        38185                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        38185                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        38185                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        38185                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2234392065                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2234392065                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2234392065                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2234392065                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.083435                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.083435                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.083435                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.083435                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58514.915936                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58514.915936                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58514.915936                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58514.915936                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       336862                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       336862                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        38185                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        38185                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   3010761815                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   3010761815                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       375047                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       375047                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.101814                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.101814                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78846.715071                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78846.715071                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        38185                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        38185                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2234392065                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2234392065                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.101814                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.101814                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58514.915936                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58514.915936                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        82617                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        82617                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        82617                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        82617                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     36080.263436                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs          457664                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs         38185                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs         11.985439                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  103757366879500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 36080.263436                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.137635                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.137635                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        38185                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          757                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        37161                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.145664                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       7360809                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       457664                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            38877300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            20656185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          130376400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     81201343860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1872382723680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2352737416065                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.513409                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 4867022233500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  18281636501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            42825720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            22758615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          142264500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    398963438640.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     81922343700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1871775647040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2352869278215                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.539499                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 4865438515000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 168766260000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  19865355001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 2238                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2238                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22197                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22197                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        10426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         5602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        10354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        16304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        10308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        10408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            9                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        20616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        20729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         2801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20708                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        23755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        20516                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        20568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        20696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        20810                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    88710                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               344000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 108811436837001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            10332450                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            10375958                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             3557000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            11836926                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             7817000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            12916500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             7730500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1059491                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             7814000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            10373958                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
