{
    "nl": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/36-openroad-resizertimingpostcts/picorv32.nl.v",
    "pnl": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/36-openroad-resizertimingpostcts/picorv32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/38-openroad-globalrouting/picorv32.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/38-openroad-globalrouting/picorv32.odb",
    "sdc": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/36-openroad-resizertimingpostcts/picorv32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/12-openroad-staprepnr/nom_tt_025C_1v80/picorv32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/12-openroad-staprepnr/nom_ss_100C_1v60/picorv32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/12-openroad-staprepnr/nom_ff_n40C_1v95/picorv32__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/05-yosys-jsonheader/picorv32.h.json",
    "vh": "/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/28-odb-writeverilogheader/picorv32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 33,
        "design__inferred_latch__count": 0,
        "design__instance__count": 11790,
        "design__instance__area": 111323,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 104,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00484995,
        "power__switching__total": 0.00254828,
        "power__leakage__total": 5.78024e-08,
        "power__total": 0.00739829,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.446598,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.451854,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.300746,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 13.4911,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.300746,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.5079,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5057,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 182,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 28,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5949174654629036,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9.328511560586149,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.594917,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.328511,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 2136,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 182,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 8,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.034301201738742536,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.137232118442148,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.034301,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.669567,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 104,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.446598,
        "clock__skew__worst_setup": 0.451854,
        "timing__hold__ws": 0.300746,
        "timing__setup__ws": 13.4911,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.300746,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 17.5079,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 432.36 443.08",
        "design__core__bbox": "5.52 10.88 426.42 429.76",
        "design__io": 411,
        "design__die__area": 191570,
        "design__core__area": 176307,
        "design__instance__count__stdcell": 11790,
        "design__instance__area__stdcell": 111323,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.631417,
        "design__instance__utilization__stdcell": 0.631417,
        "design__instance__count__class:buffer": 40,
        "design__instance__count__class:inverter": 56,
        "design__instance__count__class:sequential_cell": 1597,
        "design__instance__count__class:multi_input_combinational_cell": 5013,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 308,
        "design__instance__count__class:tap_cell": 2496,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 409,
        "design__io__hpwl": 52793711,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 10173.5,
        "design__instance__displacement__mean": 0.84,
        "design__instance__displacement__max": 29.86,
        "route__wirelength__estimated": 310376,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 2273,
        "design__instance__count__class:clock_buffer": 186,
        "design__instance__count__class:clock_inverter": 129,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 1271,
        "antenna__violating__nets": 69,
        "antenna__violating__pins": 83
    }
}