#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: selectedDigit_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                                     12.150    12.150
selectedDigit_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701    13.851
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     3.607    17.458
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.251    18.709
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                               3.931    22.641
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                1.605    24.246
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                     2.554    26.800
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.406    28.206
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag.XSL[0] (T_FRAG)                       5.319    33.526
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag.XZ[0] (T_FRAG)                        1.462    34.988
disp_mux4x0_Q_3.t_frag.XB2[0] (T_FRAG)                                                   4.802    39.789
disp_mux4x0_Q_3.t_frag.XZ[0] (T_FRAG)                                                    1.505    41.294
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                                                6.561    47.855
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                                           9.809    57.664
out:disp(0).outpad[0] (.output)                                                          0.000    57.664
data arrival time                                                                                 57.664

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -57.664
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -57.664


#Path 2
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                                      12.893    12.893
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    14.594
power_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                                    3.336    17.930
power_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                     1.533    19.464
blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                           4.925    24.389
blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.251    25.640
blink_state_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                     3.588    29.228
blink_state_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                      1.305    30.533
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag.XSL[0] (T_FRAG)                       5.092    35.625
blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag.XZ[0] (T_FRAG)                        1.462    37.087
disp_mux4x0_Q_2.t_frag.XA2[0] (T_FRAG)                                                   2.446    39.533
disp_mux4x0_Q_2.t_frag.XZ[0] (T_FRAG)                                                    1.519    41.053
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                                              6.731    47.784
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    57.593
out:disp(1).outpad[0] (.output)                                                          0.000    57.593
data arrival time                                                                                 57.593

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -57.593
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -57.593


#Path 3
Startpoint: selectedDigit_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
selectedDigit_dff_Q.QCK[0] (Q_FRAG)                                                     12.150    12.150
selectedDigit_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701    13.851
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                     3.607    17.458
blink_state_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.251    18.709
blink_state_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                               3.931    22.641
blink_state_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                1.605    24.246
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                     2.554    26.800
blink_state_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                      1.406    28.206
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XSL[0] (T_FRAG)                       3.794    32.001
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.462    33.463
disp_mux4x0_Q_1.t_frag.XB2[0] (T_FRAG)                                                   6.722    40.185
disp_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                    1.505    41.689
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                                              5.437    47.127
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    56.936
out:disp(2).outpad[0] (.output)                                                          0.000    56.936
data arrival time                                                                                 56.936

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -56.936
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -56.936


#Path 4
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                                               13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                               1.701    14.781
power_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                                           4.516    19.297
power_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                            1.533    20.830
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.f_frag.FS[0] (F_FRAG)                       5.937    26.768
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    27.379
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XAB[0] (T_FRAG)                                5.731    33.110
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                                 1.305    34.415
disp_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                            3.294    37.710
disp_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                             1.505    39.214
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                                                     4.610    43.824
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                                                9.809    53.633
out:disp(3).outpad[0] (.output)                                                                 0.000    53.633
data arrival time                                                                                        53.633

clock virtual_io_clock (rise edge)                                                              0.000     0.000
clock source latency                                                                            0.000     0.000
clock uncertainty                                                                               0.000     0.000
output external delay                                                                           0.000     0.000
data required time                                                                                        0.000
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.000
data arrival time                                                                                       -53.633
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.633


#Path 5
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          4.464    40.983
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.251    42.235
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                                           3.455    45.689
data arrival time                                                                                     45.689

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                                          3.694     3.694
clock uncertainty                                                                            0.000     3.694
cell setup time                                                                              0.105     3.799
data required time                                                                                     3.799
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.799
data arrival time                                                                                    -45.689
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -41.890


#Path 6
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.766     5.766
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.467
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        5.005    12.472
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    13.878
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.093    17.971
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    19.377
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                         4.675    24.053
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                          1.305    25.358
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XB2[0] (T_FRAG)                       6.647    32.005
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.505    33.510
mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.197    36.706
mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    38.312
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.587    40.899
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.519    42.418
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                                            2.973    45.390
data arrival time                                                                                       45.390

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                                           3.969     3.969
clock uncertainty                                                                              0.000     3.969
cell setup time                                                                                0.105     4.074
data required time                                                                                       4.074
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       4.074
data arrival time                                                                                      -45.390
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -41.316


#Path 7
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : aclk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                           16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                     3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    48.162
aclk_dffe_Q.QEN[0] (Q_FRAG)                                                                                5.109    53.271
data arrival time                                                                                                   53.271

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
aclk_dffe_Q.QCK[0] (Q_FRAG)                                                                               12.749    12.749
clock uncertainty                                                                                          0.000    12.749
cell setup time                                                                                           -0.591    12.158
data required time                                                                                                  12.158
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  12.158
data arrival time                                                                                                  -53.271
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -41.113


#Path 8
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            4.592    41.112
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    42.817
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                                            2.514    45.331
data arrival time                                                                                     45.331

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                                           4.299     4.299
clock uncertainty                                                                            0.000     4.299
cell setup time                                                                              0.105     4.405
data required time                                                                                     4.405
------------------------------------------------------------------------------------------------------------
data required time                                                                                     4.405
data arrival time                                                                                    -45.331
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -40.927


#Path 9
Startpoint: blinkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                          14.454    14.454
blinkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    16.155
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    19.617
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.169
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.102    24.271
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    25.267
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        5.808    31.075
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.326
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.051    35.377
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    36.628
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        2.950    39.579
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    40.830
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.465    44.295
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    45.546
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                   2.551    48.097
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                    1.462    49.559
blinkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                            0.000    49.559
data arrival time                                                                                                    49.559

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                           8.786     8.786
clock uncertainty                                                                                           0.000     8.786
cell setup time                                                                                             0.105     8.892
data required time                                                                                                    8.892
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    8.892
data arrival time                                                                                                   -49.559
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -40.667


#Path 10
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                5.477    36.196
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    37.715
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          2.486    40.202
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    41.664
mainclock.a_dff_Q_3.QD[0] (Q_FRAG)                                                           3.387    45.051
data arrival time                                                                                     45.051

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                                          4.299     4.299
clock uncertainty                                                                            0.000     4.299
cell setup time                                                                              0.105     4.404
data required time                                                                                     4.404
------------------------------------------------------------------------------------------------------------
data required time                                                                                     4.404
data arrival time                                                                                    -45.051
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -40.646


#Path 11
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                              5.205    48.905
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                               1.305    50.210
blinkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                        0.000    50.210
data arrival time                                                                                                50.210

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                       9.620     9.620
clock uncertainty                                                                                       0.000     9.620
cell setup time                                                                                         0.105     9.725
data required time                                                                                                9.725
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.725
data arrival time                                                                                               -50.210
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -40.485


#Path 12
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.766     5.766
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.467
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        5.005    12.472
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    13.878
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.093    17.971
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    19.377
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                         4.675    24.053
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                          1.305    25.358
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XB2[0] (T_FRAG)                       6.647    32.005
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.505    33.510
mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.197    36.706
mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    38.312
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.587    40.899
mainclock.b_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.519    42.418
mainclock.b_dff_Q_2.QD[0] (Q_FRAG)                                                             2.398    44.815
data arrival time                                                                                       44.815

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                                            4.301     4.301
clock uncertainty                                                                              0.000     4.301
cell setup time                                                                                0.105     4.407
data required time                                                                                       4.407
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       4.407
data arrival time                                                                                      -44.815
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -40.409


#Path 13
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                              5.014    48.714
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                               1.305    50.019
blinkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    50.019
data arrival time                                                                                                50.019

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                       9.534     9.534
clock uncertainty                                                                                       0.000     9.534
cell setup time                                                                                         0.105     9.640
data required time                                                                                                9.640
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.640
data arrival time                                                                                               -50.019
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -40.380


#Path 14
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                          3.439    39.959
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.705    41.664
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                                          4.821    46.485
data arrival time                                                                                     46.485

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                                         6.065     6.065
clock uncertainty                                                                            0.000     6.065
cell setup time                                                                              0.105     6.170
data required time                                                                                     6.170
------------------------------------------------------------------------------------------------------------
data required time                                                                                     6.170
data arrival time                                                                                    -46.485
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -40.315


#Path 15
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            4.592    41.112
mainclock.a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    42.817
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                                             2.478    45.295
data arrival time                                                                                     45.295

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                            5.136     5.136
clock uncertainty                                                                            0.000     5.136
cell setup time                                                                              0.105     5.242
data required time                                                                                     5.242
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.242
data arrival time                                                                                    -45.295
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -40.053


#Path 16
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.TB2[0] (C_FRAG)                                2.612    33.331
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.691    35.022
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          4.573    39.595
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    41.057
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                                           2.478    43.535
data arrival time                                                                                     43.535

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                                          3.437     3.437
clock uncertainty                                                                            0.000     3.437
cell setup time                                                                              0.105     3.543
data required time                                                                                     3.543
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.543
data arrival time                                                                                    -43.535
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -39.992


#Path 17
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                               4.288    47.989
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                1.305    49.294
blinkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                         0.000    49.294
data arrival time                                                                                                49.294

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                        9.491     9.491
clock uncertainty                                                                                       0.000     9.491
cell setup time                                                                                         0.105     9.596
data required time                                                                                                9.596
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.596
data arrival time                                                                                               -49.294
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -39.698


#Path 18
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                               4.283    47.984
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                1.305    49.289
blinkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                        0.000    49.289
data arrival time                                                                                                49.289

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                       9.562     9.562
clock uncertainty                                                                                       0.000     9.562
cell setup time                                                                                         0.105     9.667
data required time                                                                                                9.667
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.667
data arrival time                                                                                               -49.289
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -39.622


#Path 19
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                           16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                     3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.326    52.487
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    53.793
clkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                             0.000    53.793
data arrival time                                                                                                   53.793

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                           14.066    14.066
clock uncertainty                                                                                          0.000    14.066
cell setup time                                                                                            0.105    14.171
data required time                                                                                                  14.171
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  14.171
data arrival time                                                                                                  -53.793
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -39.621


#Path 20
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                               4.364    48.064
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                1.305    49.369
blinkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                         0.000    49.369
data arrival time                                                                                                49.369

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                        9.732     9.732
clock uncertainty                                                                                       0.000     9.732
cell setup time                                                                                         0.105     9.837
data required time                                                                                                9.837
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.837
data arrival time                                                                                               -49.369
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -39.532


#Path 21
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                              4.162    47.862
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                               1.305    49.167
blinkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    49.167
data arrival time                                                                                                49.167

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                       9.560     9.560
clock uncertainty                                                                                       0.000     9.560
cell setup time                                                                                         0.105     9.666
data required time                                                                                                9.666
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.666
data arrival time                                                                                               -49.167
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -39.501


#Path 22
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    5.325    34.893
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    36.199
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            2.858    39.056
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.406    40.462
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                                             4.251    44.713
data arrival time                                                                                       44.713

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.169     5.169
clock uncertainty                                                                              0.000     5.169
cell setup time                                                                                0.105     5.275
data required time                                                                                       5.275
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.275
data arrival time                                                                                      -44.713
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -39.438


#Path 23
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          4.464    40.983
mainclock.a_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.251    42.235
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                                          2.371    44.606
data arrival time                                                                                     44.606

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                                         5.275     5.275
clock uncertainty                                                                            0.000     5.275
cell setup time                                                                              0.105     5.380
data required time                                                                                     5.380
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.380
data arrival time                                                                                    -44.606
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -39.225


#Path 24
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.TB2[0] (C_FRAG)                                2.612    33.331
mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                 1.691    35.022
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          4.573    39.595
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    41.057
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                                          3.422    44.479
data arrival time                                                                                     44.479

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                                         5.172     5.172
clock uncertainty                                                                            0.000     5.172
cell setup time                                                                              0.105     5.278
data required time                                                                                     5.278
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.278
data arrival time                                                                                    -44.479
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -39.201


#Path 25
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                               4.013    47.713
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                1.305    49.018
blinkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                         0.000    49.018
data arrival time                                                                                                49.018

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                        9.725     9.725
clock uncertainty                                                                                       0.000     9.725
cell setup time                                                                                         0.105     9.830
data required time                                                                                                9.830
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.830
data arrival time                                                                                               -49.018
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -39.188


#Path 26
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                5.477    36.196
mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    37.715
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          2.486    40.202
mainclock.a_dff_Q_3_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.462    41.664
mainclock.h2_dff_Q_3.QD[0] (Q_FRAG)                                                          2.478    44.141
data arrival time                                                                                     44.141

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                                         5.060     5.060
clock uncertainty                                                                            0.000     5.060
cell setup time                                                                              0.105     5.166
data required time                                                                                     5.166
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.166
data arrival time                                                                                    -44.141
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -38.976


#Path 27
Startpoint: mux_index_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                     12.096    12.096
mux_index_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    13.797
power_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                   6.198    19.996
power_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                    1.462    21.458
$iopadmap$main.power_3.O_DAT[0] (BIDIR_CELL)                            7.690    29.148
$iopadmap$main.power_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    38.957
out:power(3).outpad[0] (.output)                                        0.000    38.957
data arrival time                                                                38.957

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -38.957
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -38.957


#Path 28
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    5.325    34.893
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    36.199
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              3.172    39.370
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.251    40.622
mainclock.c_dff_Q.QD[0] (Q_FRAG)                                                               3.455    44.076
data arrival time                                                                                       44.076

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.c_dff_Q.QCK[0] (Q_FRAG)                                                              5.035     5.035
clock uncertainty                                                                              0.000     5.035
cell setup time                                                                                0.105     5.140
data required time                                                                                       5.140
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.140
data arrival time                                                                                      -44.076
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -38.936


#Path 29
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                4.033    34.752
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    36.271
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          2.486    38.757
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    40.219
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                                          3.568    43.787
data arrival time                                                                                     43.787

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                                         4.932     4.932
clock uncertainty                                                                            0.000     4.932
cell setup time                                                                              0.105     5.037
data required time                                                                                     5.037
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.037
data arrival time                                                                                    -43.787
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -38.750


#Path 30
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    5.325    34.893
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    36.199
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              3.172    39.370
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.251    40.622
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                                              2.371    42.993
data arrival time                                                                                       42.993

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                                             4.155     4.155
clock uncertainty                                                                              0.000     4.155
cell setup time                                                                                0.105     4.261
data required time                                                                                       4.261
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       4.261
data arrival time                                                                                      -42.993
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -38.732


#Path 31
Startpoint: clkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                                        17.626    17.626
clkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    19.327
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.642    22.969
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    24.522
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.606    28.128
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    29.124
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.378    33.502
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    34.497
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        2.668    37.166
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    38.417
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       4.234    42.651
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.251    43.902
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.648    47.550
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    48.801
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                  4.313    53.114
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                   1.462    54.576
clkdiv_dff_Q_7.QD[0] (Q_FRAG)                                                                                           0.000    54.576
data arrival time                                                                                                                54.576

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
clkdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                                                         15.805    15.805
clock uncertainty                                                                                                       0.000    15.805
cell setup time                                                                                                         0.105    15.911
data required time                                                                                                               15.911
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               15.911
data arrival time                                                                                                               -54.576
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -38.666


#Path 32
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                       4.270    52.432
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        1.305    53.737
clkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000    53.737
data arrival time                                                                                                      53.737

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                              15.012    15.012
clock uncertainty                                                                                             0.000    15.012
cell setup time                                                                                               0.105    15.118
data required time                                                                                                     15.118
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     15.118
data arrival time                                                                                                     -53.737
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -38.619


#Path 33
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                              3.227    46.927
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                               1.305    48.233
blinkdiv_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    48.233
data arrival time                                                                                                48.233

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_13.QCK[0] (Q_FRAG)                                                                       9.638     9.638
clock uncertainty                                                                                       0.000     9.638
cell setup time                                                                                         0.105     9.743
data required time                                                                                                9.743
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.743
data arrival time                                                                                               -48.233
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.489


#Path 34
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                       4.965    53.127
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.305    54.432
clkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                               0.000    54.432
data arrival time                                                                                                     54.432

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                             15.868    15.868
clock uncertainty                                                                                            0.000    15.868
cell setup time                                                                                              0.105    15.974
data required time                                                                                                    15.974
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    15.974
data arrival time                                                                                                    -54.432
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -38.458


#Path 35
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    5.325    34.893
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.305    36.199
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            2.858    39.056
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.406    40.462
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                                            2.398    42.860
data arrival time                                                                                       42.860

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                                           4.324     4.324
clock uncertainty                                                                              0.000     4.324
cell setup time                                                                                0.105     4.429
data required time                                                                                       4.429
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       4.429
data arrival time                                                                                      -42.860
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -38.431


#Path 36
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                       4.873    53.035
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.305    54.340
clkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    54.340
data arrival time                                                                                                     54.340

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                              15.825    15.825
clock uncertainty                                                                                            0.000    15.825
cell setup time                                                                                              0.105    15.930
data required time                                                                                                    15.930
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    15.930
data arrival time                                                                                                    -54.340
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -38.410


#Path 37
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                       5.721    53.882
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.305    55.188
clkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                               0.000    55.188
data arrival time                                                                                                     55.188

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                             16.685    16.685
clock uncertainty                                                                                            0.000    16.685
cell setup time                                                                                              0.105    16.791
data required time                                                                                                    16.791
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.791
data arrival time                                                                                                    -55.188
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -38.397


#Path 38
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                               5.644    49.344
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                1.305    50.649
blinkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                         0.000    50.649
data arrival time                                                                                                50.649

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                       12.215    12.215
clock uncertainty                                                                                       0.000    12.215
cell setup time                                                                                         0.105    12.320
data required time                                                                                               12.320
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               12.320
data arrival time                                                                                               -50.649
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.329


#Path 39
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blink_state_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q.QEN[0] (Q_FRAG)                                                                      4.484    48.184
data arrival time                                                                                                48.184

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blink_state_dffe_Q.QCK[0] (Q_FRAG)                                                                     10.546    10.546
clock uncertainty                                                                                       0.000    10.546
cell setup time                                                                                        -0.591     9.955
data required time                                                                                                9.955
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                9.955
data arrival time                                                                                               -48.184
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.229


#Path 40
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                              4.830    48.530
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                               1.305    49.836
blinkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                        0.000    49.836
data arrival time                                                                                                49.836

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                      11.530    11.530
clock uncertainty                                                                                       0.000    11.530
cell setup time                                                                                         0.105    11.635
data required time                                                                                               11.635
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               11.635
data arrival time                                                                                               -49.836
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.200


#Path 41
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                              3.761    47.461
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                               1.305    48.767
blinkdiv_dff_Q_17.QD[0] (Q_FRAG)                                                                        0.000    48.767
data arrival time                                                                                                48.767

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_17.QCK[0] (Q_FRAG)                                                                      10.466    10.466
clock uncertainty                                                                                       0.000    10.466
cell setup time                                                                                         0.105    10.571
data required time                                                                                               10.571
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               10.571
data arrival time                                                                                               -48.767
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.195


#Path 42
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                              4.310    48.010
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                               1.305    49.315
blinkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                        0.000    49.315
data arrival time                                                                                                49.315

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                      11.024    11.024
clock uncertainty                                                                                       0.000    11.024
cell setup time                                                                                         0.105    11.130
data required time                                                                                               11.130
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               11.130
data arrival time                                                                                               -49.315
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.186


#Path 43
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                           16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                     3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.495    51.657
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    53.250
clkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                              0.000    53.250
data arrival time                                                                                                   53.250

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                            14.965    14.965
clock uncertainty                                                                                          0.000    14.965
cell setup time                                                                                            0.105    15.070
data required time                                                                                                  15.070
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  15.070
data arrival time                                                                                                  -53.250
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -38.180


#Path 44
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                               4.647    48.347
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                1.305    49.652
blinkdiv_dff_Q_10.QD[0] (Q_FRAG)                                                                        0.000    49.652
data arrival time                                                                                                49.652

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_10.QCK[0] (Q_FRAG)                                                                      11.453    11.453
clock uncertainty                                                                                       0.000    11.453
cell setup time                                                                                         0.105    11.558
data required time                                                                                               11.558
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               11.558
data arrival time                                                                                               -49.652
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -38.094


#Path 45
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.766     5.766
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.467
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        5.005    12.472
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    13.878
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.093    17.971
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    19.377
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                         4.675    24.053
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                          1.305    25.358
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XB2[0] (T_FRAG)                       6.647    32.005
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.505    33.510
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            3.145    36.654
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    37.905
mainclock.m1_dff_Q_3.QD[0] (Q_FRAG)                                                            5.327    43.233
data arrival time                                                                                       43.233

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_3.QCK[0] (Q_FRAG)                                                           5.183     5.183
clock uncertainty                                                                              0.000     5.183
cell setup time                                                                                0.105     5.288
data required time                                                                                       5.288
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.288
data arrival time                                                                                      -43.233
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.944


#Path 46
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                       4.755    52.916
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.305    54.222
clkdiv_dff_Q_16.QD[0] (Q_FRAG)                                                                                0.000    54.222
data arrival time                                                                                                      54.222

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_16.QCK[0] (Q_FRAG)                                                                              16.266    16.266
clock uncertainty                                                                                             0.000    16.266
cell setup time                                                                                               0.105    16.371
data required time                                                                                                     16.371
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.371
data arrival time                                                                                                     -54.222
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -37.850


#Path 47
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                       3.411    51.572
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.305    52.878
clkdiv_dff_Q_18.QD[0] (Q_FRAG)                                                                                0.000    52.878
data arrival time                                                                                                      52.878

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_18.QCK[0] (Q_FRAG)                                                                              15.008    15.008
clock uncertainty                                                                                             0.000    15.008
cell setup time                                                                                               0.105    15.114
data required time                                                                                                     15.114
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     15.114
data arrival time                                                                                                     -52.878
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -37.764


#Path 48
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                       5.020    53.182
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                        1.305    54.487
clkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                                0.000    54.487
data arrival time                                                                                                      54.487

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                              16.684    16.684
clock uncertainty                                                                                             0.000    16.684
cell setup time                                                                                               0.105    16.790
data required time                                                                                                     16.790
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.790
data arrival time                                                                                                     -54.487
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -37.697


#Path 49
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                       4.141    52.302
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.305    53.608
clkdiv_dff_Q_6.QD[0] (Q_FRAG)                                                                                0.000    53.608
data arrival time                                                                                                     53.608

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                                              15.829    15.829
clock uncertainty                                                                                            0.000    15.829
cell setup time                                                                                              0.105    15.935
data required time                                                                                                    15.935
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    15.935
data arrival time                                                                                                    -53.608
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.673


#Path 50
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                              3.411    47.111
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                               1.305    48.416
blinkdiv_dff_Q_21.QD[0] (Q_FRAG)                                                                        0.000    48.416
data arrival time                                                                                                48.416

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_21.QCK[0] (Q_FRAG)                                                                      10.670    10.670
clock uncertainty                                                                                       0.000    10.670
cell setup time                                                                                         0.105    10.775
data required time                                                                                               10.775
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               10.775
data arrival time                                                                                               -48.416
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -37.641


#Path 51
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(5).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                       13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    14.781
power_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.940    18.721
power_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.462    20.183
$iopadmap$main.power_5.O_DAT[0] (BIDIR_CELL)                            7.634    27.818
$iopadmap$main.power_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    37.627
out:power(5).outpad[0] (.output)                                        0.000    37.627
data arrival time                                                                37.627

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -37.627
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -37.627


#Path 52
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                       5.033    53.195
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        1.305    54.500
clkdiv_dff_Q_14.QD[0] (Q_FRAG)                                                                               0.000    54.500
data arrival time                                                                                                     54.500

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clock uncertainty                                                                                            0.000    16.830
cell setup time                                                                                              0.105    16.936
data required time                                                                                                    16.936
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.936
data arrival time                                                                                                    -54.500
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.564


#Path 53
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                           16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                     3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                4.895    53.057
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    54.362
clkdiv_dff_Q_19.QD[0] (Q_FRAG)                                                                             0.000    54.362
data arrival time                                                                                                   54.362

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
clkdiv_dff_Q_19.QCK[0] (Q_FRAG)                                                                           16.733    16.733
clock uncertainty                                                                                          0.000    16.733
cell setup time                                                                                            0.105    16.839
data required time                                                                                                  16.839
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.839
data arrival time                                                                                                  -54.362
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -37.523


#Path 54
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.677    34.396
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    36.001
mainclock.b_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            2.587    38.588
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    40.293
mainclock.b_dff_Q.QD[0] (Q_FRAG)                                                             2.478    42.771
data arrival time                                                                                     42.771

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                                            5.151     5.151
clock uncertainty                                                                            0.000     5.151
cell setup time                                                                              0.105     5.257
data required time                                                                                     5.257
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.257
data arrival time                                                                                    -42.771
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -37.514


#Path 55
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(4).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                       13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    14.781
power_LUT3_O_4.t_frag.XA1[0] (T_FRAG)                                   4.516    19.297
power_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                    1.533    20.830
$iopadmap$main.power_4.O_DAT[0] (BIDIR_CELL)                            6.861    27.691
$iopadmap$main.power_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    37.500
out:power(4).outpad[0] (.output)                                        0.000    37.500
data arrival time                                                                37.500

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -37.500
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -37.500


#Path 56
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                       3.958    52.120
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.305    53.425
clkdiv_dff_Q_11.QD[0] (Q_FRAG)                                                                               0.000    53.425
data arrival time                                                                                                     53.425

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_11.QCK[0] (Q_FRAG)                                                                             15.873    15.873
clock uncertainty                                                                                            0.000    15.873
cell setup time                                                                                              0.105    15.978
data required time                                                                                                    15.978
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    15.978
data arrival time                                                                                                    -53.425
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.447


#Path 57
Startpoint: clkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                                        17.626    17.626
clkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    19.327
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                          3.642    22.969
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.552    24.522
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.606    28.128
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    29.124
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.102    32.226
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.221
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    36.445
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    37.441
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.224    40.665
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    41.660
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                          5.729    47.389
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305    48.695
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    3.134    51.828
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    53.290
clkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                                                           0.000    53.290
data arrival time                                                                                                                53.290

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
clkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                                         15.773    15.773
clock uncertainty                                                                                                       0.000    15.773
cell setup time                                                                                                         0.105    15.879
data required time                                                                                                               15.879
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               15.879
data arrival time                                                                                                               -53.290
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -37.412


#Path 58
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.675    33.243
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    34.548
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            2.398    36.946
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    38.197
mainclock.d_dff_Q_1.QD[0] (Q_FRAG)                                                             4.811    43.008
data arrival time                                                                                       43.008

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                                            5.526     5.526
clock uncertainty                                                                              0.000     5.526
cell setup time                                                                                0.105     5.631
data required time                                                                                       5.631
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.631
data arrival time                                                                                      -43.008
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.377


#Path 59
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                       4.780    52.942
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.305    54.247
clkdiv_dff_Q_9.QD[0] (Q_FRAG)                                                                                0.000    54.247
data arrival time                                                                                                     54.247

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                                              16.791    16.791
clock uncertainty                                                                                            0.000    16.791
cell setup time                                                                                              0.105    16.896
data required time                                                                                                    16.896
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.896
data arrival time                                                                                                    -54.247
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.351


#Path 60
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    4.721    34.289
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    35.751
mainclock.d_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              2.818    38.570
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    40.163
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                                              2.478    42.641
data arrival time                                                                                       42.641

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                                             5.233     5.233
clock uncertainty                                                                              0.000     5.233
cell setup time                                                                                0.105     5.338
data required time                                                                                       5.338
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.338
data arrival time                                                                                      -42.641
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.303


#Path 61
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                       5.128    53.290
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        1.305    54.595
clkdiv_dff_Q_20.QD[0] (Q_FRAG)                                                                                0.000    54.595
data arrival time                                                                                                      54.595

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_20.QCK[0] (Q_FRAG)                                                                              17.234    17.234
clock uncertainty                                                                                             0.000    17.234
cell setup time                                                                                               0.105    17.340
data required time                                                                                                     17.340
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     17.340
data arrival time                                                                                                     -54.595
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -37.255


#Path 62
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    4.721    34.289
mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    35.751
mainclock.d_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              2.818    38.570
mainclock.d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    40.163
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                                               3.091    43.253
data arrival time                                                                                       43.253

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                                              5.925     5.925
clock uncertainty                                                                              0.000     5.925
cell setup time                                                                                0.105     6.030
data required time                                                                                       6.030
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.030
data arrival time                                                                                      -43.253
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -37.223


#Path 63
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.202    33.921
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    35.526
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          3.333    38.860
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.406    40.266
mainclock.c_dff_Q_1.QD[0] (Q_FRAG)                                                           3.464    43.729
data arrival time                                                                                     43.729

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                                          6.414     6.414
clock uncertainty                                                                            0.000     6.414
cell setup time                                                                              0.105     6.519
data required time                                                                                     6.519
------------------------------------------------------------------------------------------------------------
data required time                                                                                     6.519
data arrival time                                                                                    -43.729
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -37.210


#Path 64
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.TB2[0] (C_FRAG)                                  4.109    34.828
mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.691    36.519
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                          3.439    39.959
mainclock.a_dff_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                           1.705    41.664
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                                           0.000    41.664
data arrival time                                                                                     41.664

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                                          4.350     4.350
clock uncertainty                                                                            0.000     4.350
cell setup time                                                                              0.105     4.456
data required time                                                                                     4.456
------------------------------------------------------------------------------------------------------------
data required time                                                                                     4.456
data arrival time                                                                                    -41.664
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -37.208


#Path 65
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.677    34.396
mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    36.001
mainclock.b_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                            2.587    38.588
mainclock.b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.705    40.293
mainclock.h1_dff_Q.QD[0] (Q_FRAG)                                                            3.091    43.384
data arrival time                                                                                     43.384

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                                           6.095     6.095
clock uncertainty                                                                            0.000     6.095
cell setup time                                                                              0.105     6.200
data required time                                                                                     6.200
------------------------------------------------------------------------------------------------------------
data required time                                                                                     6.200
data arrival time                                                                                    -43.384
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -37.184


#Path 66
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                4.033    34.752
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    36.271
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          2.486    38.757
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    40.219
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                                           2.478    42.697
data arrival time                                                                                     42.697

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                                          5.476     5.476
clock uncertainty                                                                            0.000     5.476
cell setup time                                                                              0.105     5.581
data required time                                                                                     5.581
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.581
data arrival time                                                                                    -42.697
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -37.116


#Path 67
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                       4.107    52.269
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.605    53.874
clkdiv_dff_Q_8.QD[0] (Q_FRAG)                                                                                0.000    53.874
data arrival time                                                                                                     53.874

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                                              16.670    16.670
clock uncertainty                                                                                            0.000    16.670
cell setup time                                                                                              0.105    16.775
data required time                                                                                                    16.775
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.775
data arrival time                                                                                                    -53.874
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.099


#Path 68
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                       5.277    53.438
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.305    54.744
clkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                               0.000    54.744
data arrival time                                                                                                     54.744

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                             17.545    17.545
clock uncertainty                                                                                            0.000    17.545
cell setup time                                                                                              0.105    17.650
data required time                                                                                                    17.650
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    17.650
data arrival time                                                                                                    -54.744
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.094


#Path 69
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                             16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                         2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                         5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                             3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                       3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                        0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                       3.509    51.670
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.305    52.976
clkdiv_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    52.976
data arrival time                                                                                                     52.976

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
clkdiv_dff_Q_12.QCK[0] (Q_FRAG)                                                                             15.823    15.823
clock uncertainty                                                                                            0.000    15.823
cell setup time                                                                                              0.105    15.929
data required time                                                                                                    15.929
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    15.929
data arrival time                                                                                                    -52.976
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -37.047


#Path 70
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                       4.409    52.570
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.305    53.876
clkdiv_dff_Q_15.QD[0] (Q_FRAG)                                                                                0.000    53.876
data arrival time                                                                                                      53.876

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_15.QCK[0] (Q_FRAG)                                                                              16.737    16.737
clock uncertainty                                                                                             0.000    16.737
cell setup time                                                                                               0.105    16.843
data required time                                                                                                     16.843
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.843
data arrival time                                                                                                     -53.876
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -37.033


#Path 71
Startpoint: mainclock.d_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.766     5.766
mainclock.d_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     7.467
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        5.005    12.472
mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    13.878
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                          4.093    17.971
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    19.377
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XAB[0] (T_FRAG)                         4.675    24.053
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                          1.305    25.358
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XB2[0] (T_FRAG)                       6.647    32.005
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.505    33.510
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            3.145    36.654
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.251    37.905
mainclock.d_dff_Q_3.QD[0] (Q_FRAG)                                                             4.730    42.636
data arrival time                                                                                       42.636

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            5.766     5.766
clock uncertainty                                                                              0.000     5.766
cell setup time                                                                                0.105     5.871
data required time                                                                                       5.871
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.871
data arrival time                                                                                      -42.636
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -36.764


#Path 72
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                               5.301    49.001
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    50.306
blinkdiv_dff_Q_4.QD[0] (Q_FRAG)                                                                         0.000    50.306
data arrival time                                                                                                50.306

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_4.QCK[0] (Q_FRAG)                                                                       13.516    13.516
clock uncertainty                                                                                       0.000    13.516
cell setup time                                                                                         0.105    13.622
data required time                                                                                               13.622
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               13.622
data arrival time                                                                                               -50.306
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -36.685


#Path 73
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                       4.017    52.178
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                        1.305    53.484
clkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                                0.000    53.484
data arrival time                                                                                                      53.484

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                              16.729    16.729
clock uncertainty                                                                                             0.000    16.729
cell setup time                                                                                               0.105    16.834
data required time                                                                                                     16.834
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     16.834
data arrival time                                                                                                     -53.484
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -36.649


#Path 74
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 4.095    47.795
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    49.101
blinkdiv_dff_Q_23.QD[0] (Q_FRAG)                                                                        0.000    49.101
data arrival time                                                                                                49.101

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_23.QCK[0] (Q_FRAG)                                                                      12.390    12.390
clock uncertainty                                                                                       0.000    12.390
cell setup time                                                                                         0.105    12.496
data required time                                                                                               12.496
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               12.496
data arrival time                                                                                               -49.101
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -36.605


#Path 75
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                              5.493    49.194
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                               1.305    50.499
blinkdiv_dff_Q_24.QD[0] (Q_FRAG)                                                                        0.000    50.499
data arrival time                                                                                                50.499

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_24.QCK[0] (Q_FRAG)                                                                      13.793    13.793
clock uncertainty                                                                                       0.000    13.793
cell setup time                                                                                         0.105    13.898
data required time                                                                                               13.898
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               13.898
data arrival time                                                                                               -50.499
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -36.601


#Path 76
Startpoint: blinkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                          14.454    14.454
blinkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    16.155
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    19.617
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.169
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.102    24.271
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    25.267
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                    3.701    28.968
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                     0.996    29.964
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.435    33.398
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.394
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.731    37.125
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    38.120
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                           3.439    41.559
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.305    42.865
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.742    46.607
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.462    48.069
blinkdiv_dff_Q_3.QD[0] (Q_FRAG)                                                                             0.000    48.069
data arrival time                                                                                                    48.069

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_3.QCK[0] (Q_FRAG)                                                                           11.387    11.387
clock uncertainty                                                                                           0.000    11.387
cell setup time                                                                                             0.105    11.492
data required time                                                                                                   11.492
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   11.492
data arrival time                                                                                                   -48.069
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -36.577


#Path 77
Startpoint: mainclock.h1_dff_Q_1.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                     0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                               0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                                     5.172     5.172
mainclock.h1_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     6.874
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XA1[0] (T_FRAG)                       4.505    11.379
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag.XZ[0] (T_FRAG)                        1.549    12.929
disp_mux4x0_Q_1.t_frag.XB2[0] (T_FRAG)                                                   6.722    19.651
disp_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                                    1.505    21.155
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                                              5.437    26.593
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                                         9.809    36.402
out:disp(2).outpad[0] (.output)                                                          0.000    36.402
data arrival time                                                                                 36.402

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -36.402
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -36.402


#Path 78
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                              5.888    49.588
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                               1.305    50.893
blinkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                        0.000    50.893
data arrival time                                                                                                50.893

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                      14.454    14.454
clock uncertainty                                                                                       0.000    14.454
cell setup time                                                                                         0.105    14.559
data required time                                                                                               14.559
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               14.559
data arrival time                                                                                               -50.893
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -36.334


#Path 79
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.202    33.921
mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    35.526
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                          3.333    38.860
mainclock.c_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.406    40.266
mainclock.m2_dff_Q_1.QD[0] (Q_FRAG)                                                          2.371    42.637
data arrival time                                                                                     42.637

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.m2_dff_Q_1.QCK[0] (Q_FRAG)                                                         6.206     6.206
clock uncertainty                                                                            0.000     6.206
cell setup time                                                                              0.105     6.311
data required time                                                                                     6.311
------------------------------------------------------------------------------------------------------------
data required time                                                                                     6.311
data arrival time                                                                                    -42.637
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -36.326


#Path 80
Startpoint: mux_index_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                     12.893    12.893
mux_index_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    14.594
power_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                                   3.336    17.930
power_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                    1.533    19.464
$iopadmap$main.power_2.O_DAT[0] (BIDIR_CELL)                            6.925    26.388
$iopadmap$main.power_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    36.197
out:power(2).outpad[0] (.output)                                        0.000    36.197
data arrival time                                                                36.197

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -36.197
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -36.197


#Path 81
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.675    33.243
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    34.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                            2.624    37.172
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.581    38.753
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                                             2.478    41.231
data arrival time                                                                                       41.231

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                                            5.055     5.055
clock uncertainty                                                                              0.000     5.055
cell setup time                                                                                0.105     5.160
data required time                                                                                       5.160
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       5.160
data arrival time                                                                                      -41.231
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -36.071


#Path 82
Startpoint: mainclock.s1_dff_Q_2.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock aclk (rise edge)                                                 0.000     0.000
clock source latency                                                   0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
mainclock.s1_dff_Q_2.QCK[0] (Q_FRAG)                                   6.859     6.859
mainclock.s1_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                  1.701     8.561
disp_mux4x0_Q_2_A_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.241    10.801
disp_mux4x0_Q_2_A_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    12.407
disp_mux4x0_Q_2.t_frag.XA1[0] (T_FRAG)                                 5.309    17.716
disp_mux4x0_Q_2.t_frag.XZ[0] (T_FRAG)                                  1.533    19.250
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                            6.731    25.981
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.790
out:disp(1).outpad[0] (.output)                                        0.000    35.790
data arrival time                                                               35.790

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -35.790
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -35.790


#Path 83
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.675    33.243
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    34.548
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                            2.624    37.172
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.581    38.753
mainclock.m1_dff_Q_2.QD[0] (Q_FRAG)                                                            3.045    41.798
data arrival time                                                                                       41.798

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_2.QCK[0] (Q_FRAG)                                                           5.939     5.939
clock uncertainty                                                                              0.000     5.939
cell setup time                                                                                0.105     6.045
data required time                                                                                       6.045
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.045
data arrival time                                                                                      -41.798
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -35.753


#Path 84
Startpoint: blinkdiv_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                          14.454    14.454
blinkdiv_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    16.155
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    19.617
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    21.169
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.102    24.271
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    25.267
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                    3.701    28.968
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                     0.996    29.964
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.435    33.398
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.394
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.731    37.125
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    38.120
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                         5.179    43.299
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    44.550
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XA1[0] (T_FRAG)                                   3.103    47.653
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                    1.549    49.202
blinkdiv_dff_Q_5.QD[0] (Q_FRAG)                                                                             0.000    49.202
data arrival time                                                                                                    49.202

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                           13.370    13.370
clock uncertainty                                                                                           0.000    13.370
cell setup time                                                                                             0.105    13.476
data required time                                                                                                   13.476
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   13.476
data arrival time                                                                                                   -49.202
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -35.727


#Path 85
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                            6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                          2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                    4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.462    25.549
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       2.613    28.162
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    29.568
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    3.675    33.243
mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    34.548
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                            2.398    36.946
mainclock.d_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.251    38.197
mainclock.m1_dff_Q_1.QD[0] (Q_FRAG)                                                            3.491    41.688
data arrival time                                                                                       41.688

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                     0.000     0.000
mainclock.m1_dff_Q_1.QCK[0] (Q_FRAG)                                                           5.978     5.978
clock uncertainty                                                                              0.000     5.978
cell setup time                                                                                0.105     6.084
data required time                                                                                       6.084
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       6.084
data arrival time                                                                                      -41.688
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -35.605


#Path 86
Startpoint: clkdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clkdiv_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                                              16.830    16.830
clkdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701    18.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                          2.805    21.337
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                           1.406    22.743
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                          5.871    28.614
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.406    30.020
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                    3.513    33.532
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.251    34.783
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TSL[0] (C_FRAG)                                              3.062    37.846
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               1.593    39.439
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                        3.148    42.587
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         0.996    43.583
aclk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                  3.328    46.910
aclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.251    48.162
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                       3.845    52.007
aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                        1.305    53.312
clkdiv_dff_Q_22.QD[0] (Q_FRAG)                                                                                0.000    53.312
data arrival time                                                                                                      53.312

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
clkdiv_dff_Q_22.QCK[0] (Q_FRAG)                                                                              17.626    17.626
clock uncertainty                                                                                             0.000    17.626
cell setup time                                                                                               0.105    17.731
data required time                                                                                                     17.731
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     17.731
data arrival time                                                                                                     -53.312
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -35.581


#Path 87
Startpoint: blinkdiv_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : blinkdiv_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                                       13.370    13.370
blinkdiv_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701    15.072
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.588    18.659
blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    20.065
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       5.424    25.489
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    26.794
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.128    32.922
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    34.173
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.028    37.201
blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.452
blink_state_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     3.997    42.449
blink_state_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    43.700
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                               4.700    48.400
blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                1.305    49.705
blinkdiv_dff_Q_25.QD[0] (Q_FRAG)                                                                        0.000    49.705
data arrival time                                                                                                49.705

clock clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
blinkdiv_dff_Q_25.QCK[0] (Q_FRAG)                                                                      14.184    14.184
clock uncertainty                                                                                       0.000    14.184
cell setup time                                                                                         0.105    14.290
data required time                                                                                               14.290
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               14.290
data arrival time                                                                                               -49.705
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -35.416


#Path 88
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                 17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    19.267
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.870    22.137
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.543
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.100    26.643
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.894
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.436    31.330
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    32.581
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.028    35.609
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.860
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.856    41.716
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    42.967
muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.090    46.056
muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    47.307
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                 2.486    49.794
muxdiv_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.462    51.256
muxdiv_dff_Q_6.QD[0] (Q_FRAG)                                                    0.000    51.256
data arrival time                                                                         51.256

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_6.QCK[0] (Q_FRAG)                                                  15.801    15.801
clock uncertainty                                                                0.000    15.801
cell setup time                                                                  0.105    15.907
data required time                                                                        15.907
------------------------------------------------------------------------------------------------
data required time                                                                        15.907
data arrival time                                                                        -51.256
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -35.349


#Path 89
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                       13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    14.781
power_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                   3.700    18.481
power_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                    1.251    19.732
$iopadmap$main.power_1.O_DAT[0] (BIDIR_CELL)                            5.805    25.537
$iopadmap$main.power_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.346
out:power(1).outpad[0] (.output)                                        0.000    35.346
data arrival time                                                                35.346

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -35.346
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -35.346


#Path 90
Startpoint: mux_index_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                     13.079    13.079
mux_index_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    14.781
power_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                 5.115    19.895
power_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.406    21.301
$iopadmap$main.power.O_DAT[0] (BIDIR_CELL)                            4.172    25.473
$iopadmap$main.power.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.282
out:power(0).outpad[0] (.output)                                      0.000    35.282
data arrival time                                                              35.282

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -35.282
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -35.282


#Path 91
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                 17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    19.267
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.870    22.137
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.543
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.100    26.643
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.894
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.436    31.330
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    32.581
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.028    35.609
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.860
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.856    41.716
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    42.967
muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                         3.526    46.493
muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    47.744
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    50.230
muxdiv_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    51.692
muxdiv_dff_Q_5.QD[0] (Q_FRAG)                                                    0.000    51.692
data arrival time                                                                         51.692

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_5.QCK[0] (Q_FRAG)                                                  16.650    16.650
clock uncertainty                                                                0.000    16.650
cell setup time                                                                  0.105    16.755
data required time                                                                        16.755
------------------------------------------------------------------------------------------------
data required time                                                                        16.755
data arrival time                                                                        -51.692
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -34.937


#Path 92
Startpoint: mainclock.h1_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                 0.000     0.000
clock source latency                                                                   0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                             0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                                     6.095     6.095
mainclock.h1_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     7.796
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XA1[0] (T_FRAG)                       5.743    13.539
blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag.XZ[0] (T_FRAG)                        1.549    15.089
disp_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                   3.294    18.383
disp_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                    1.505    19.888
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                                            4.610    24.498
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                                       9.809    34.307
out:disp(3).outpad[0] (.output)                                                        0.000    34.307
data arrival time                                                                               34.307

clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                              -34.307
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -34.307


#Path 93
Startpoint: mainclock.h2_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                              0.000     0.000
clock source latency                                                                0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                          0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                                5.060     5.060
mainclock.h2_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                               1.701     6.762
b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.t_frag.XSL[0] (T_FRAG)                       4.573    11.334
b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.406    12.740
disp_mux4x0_Q_3.t_frag.XB1[0] (T_FRAG)                                              3.655    16.395
disp_mux4x0_Q_3.t_frag.XZ[0] (T_FRAG)                                               1.501    17.896
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                                           6.561    24.457
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                                      9.809    34.266
out:disp(0).outpad[0] (.output)                                                     0.000    34.266
data arrival time                                                                            34.266

clock virtual_io_clock (rise edge)                                                  0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -34.266
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -34.266


#Path 94
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          2.726    33.445
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.505    34.950
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                                           3.978    38.928
data arrival time                                                                                     38.928

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                                          6.020     6.020
clock uncertainty                                                                            0.000     6.020
cell setup time                                                                              0.105     6.125
data required time                                                                                     6.125
------------------------------------------------------------------------------------------------------------
data required time                                                                                     6.125
data arrival time                                                                                    -38.928
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -32.803


#Path 95
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                 17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    19.267
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.870    22.137
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.543
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.100    26.643
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.894
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.436    31.330
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    32.581
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.028    35.609
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.860
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.856    41.716
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    42.967
muxdiv_dff_Q_9_D_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 2.486    45.453
muxdiv_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.462    46.915
muxdiv_dff_Q_7.QD[0] (Q_FRAG)                                                    0.000    46.915
data arrival time                                                                         46.915

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_7.QCK[0] (Q_FRAG)                                                  14.971    14.971
clock uncertainty                                                                0.000    14.971
cell setup time                                                                  0.105    15.077
data required time                                                                        15.077
------------------------------------------------------------------------------------------------
data required time                                                                        15.077
data arrival time                                                                        -46.915
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -31.838


#Path 96
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                          6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                        2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                  4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XSL[0] (T_FRAG)                               2.724    24.087
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                1.462    25.549
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.TB2[0] (C_FRAG)                       3.479    29.028
mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.691    30.719
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          2.726    33.445
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.505    34.950
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                                          2.398    37.348
data arrival time                                                                                     37.348

clock aclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                         0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                   0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                                         5.529     5.529
clock uncertainty                                                                            0.000     5.529
cell setup time                                                                              0.105     5.634
data required time                                                                                     5.634
------------------------------------------------------------------------------------------------------------
data required time                                                                                     5.634
data arrival time                                                                                    -37.348
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -31.714


#Path 97
Startpoint: muxdiv_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
muxdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                            16.692    16.692
muxdiv_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    18.393
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.963    23.356
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.607
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                3.894    28.501
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.251    29.752
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          3.080    32.832
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.251    34.084
mux_index_dffe_Q_2.QEN[0] (Q_FRAG)                                                         9.013    43.096
data arrival time                                                                                   43.096

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                                        12.096    12.096
clock uncertainty                                                                          0.000    12.096
cell setup time                                                                           -0.591    11.505
data required time                                                                                  11.505
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.505
data arrival time                                                                                  -43.096
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -31.591


#Path 98
Startpoint: muxdiv_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : muxdiv_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_14.QCK[0] (Q_FRAG)                                                 17.565    17.565
muxdiv_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    19.267
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.870    22.137
muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.543
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.100    26.643
muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.894
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.436    31.330
muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    32.581
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.028    35.609
muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.860
muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.312    41.172
muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    42.423
muxdiv_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                 2.486    44.909
muxdiv_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.462    46.371
muxdiv_dff_Q_8.QD[0] (Q_FRAG)                                                    0.000    46.371
data arrival time                                                                         46.371

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
muxdiv_dff_Q_8.QCK[0] (Q_FRAG)                                                  15.832    15.832
clock uncertainty                                                                0.000    15.832
cell setup time                                                                  0.105    15.937
data required time                                                                        15.937
------------------------------------------------------------------------------------------------
data required time                                                                        15.937
data arrival time                                                                        -46.371
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -30.434


#Path 99
Startpoint: muxdiv_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
muxdiv_dff_Q_9.QCK[0] (Q_FRAG)                                                            16.692    16.692
muxdiv_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    18.393
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.963    23.356
muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.607
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                3.894    28.501
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.251    29.752
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                          3.080    32.832
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.251    34.084
mux_index_dffe_Q_1.QEN[0] (Q_FRAG)                                                         8.276    42.359
data arrival time                                                                                   42.359

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                                        12.893    12.893
clock uncertainty                                                                          0.000    12.893
cell setup time                                                                           -0.591    12.302
data required time                                                                                  12.302
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.302
data arrival time                                                                                  -42.359
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -30.057


#Path 100
Startpoint: mainclock.f_dff_Q_3.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.e_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                  0.000     0.000
mainclock.f_dff_Q_3.QCK[0] (Q_FRAG)                                                         6.310     6.310
mainclock.f_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701     8.011
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.796    10.807
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    12.112
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 4.012    16.124
mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    17.658
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                               2.400    20.058
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.305    21.363
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                         5.206    26.569
mainclock.e_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.505    28.074
mainclock.e_dff_Q_2.QD[0] (Q_FRAG)                                                          6.632    34.706
data arrival time                                                                                    34.706

clock aclk (rise edge)                                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
aclk_dffe_Q.QZ[0] (Q_FRAG)                                                                  0.000     0.000
mainclock.e_dff_Q_2.QCK[0] (Q_FRAG)                                                         4.739     4.739
clock uncertainty                                                                           0.000     4.739
cell setup time                                                                             0.105     4.845
data required time                                                                                    4.845
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.845
data arrival time                                                                                   -34.706
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -29.861


#End of timing report
