vendor_name = ModelSim
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/unsigned_comparator.vhdl
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/sign_extend.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/register_file.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/PriorityEncoder.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/PE_decoder.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/nor_box.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/mux_8to1_nbits.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/mux_4to1_nbits.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/mux_4to1.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/mux_2to1_nbits.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/mux_2to1.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/memory.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/left7_shifter.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/instruction_register.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/IITB_RISC.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/dregister.vhdl
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/dflipflop.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/datapath.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/controlpath.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/components.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/alu.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/sarthakn69/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/sarthakn69/Desktop/Microproject/Project/db/Project.cbx.xml
design_name = IITB_RISC
instance = comp, \reset~I\, reset, IITB_RISC, 1
instance = comp, \clk~I\, clk, IITB_RISC, 1
