#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000002df5f5f7b20 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v000002df5f777220_0 .net "OX1", 9 0, L_000002df5f7d2720;  1 drivers
v000002df5f776b40_0 .net "OY1", 8 0, L_000002df5f7d2cc0;  1 drivers
v000002df5f7779a0_0 .var "RGB", 2 0;
v000002df5f7763c0_0 .net "Rfinish", 0 0, v000002df5f76f3c0_0;  1 drivers
v000002df5f7772c0_0 .var "Rreset", 0 0;
v000002df5f777400_0 .var "Rstart", 0 0;
v000002df5f7774a0_0 .var "_buff_add", 18 0;
v000002df5f7792d0_0 .var "clk", 0 0;
v000002df5f779cd0_0 .net "monitor_h_sync", 0 0, L_000002df5f63df10;  1 drivers
v000002df5f7790f0_0 .var "monitor_rest", 0 0;
v000002df5f779af0_0 .net "monitor_v_sync", 0 0, L_000002df5f63d7a0;  1 drivers
v000002df5f778dd0_0 .net "monitor_video_on", 0 0, L_000002df5f63e0d0;  1 drivers
v000002df5f778ab0_0 .net "p_x", 9 0, L_000002df5f63dff0;  1 drivers
v000002df5f779550_0 .net "p_y", 9 0, L_000002df5f63e060;  1 drivers
v000002df5f779b90_0 .var "ram_read_addr", 7 0;
v000002df5f778830_0 .net "ram_read_data1", 31 0, L_000002df5f63d420;  1 drivers
v000002df5f778bf0_0 .net "ram_read_data2", 31 0, L_000002df5f63d730;  1 drivers
v000002df5f7795f0_0 .net "ram_read_data3", 31 0, L_000002df5f63dd50;  1 drivers
v000002df5f778e70_0 .net "ram_read_data4", 31 0, L_000002df5f63d490;  1 drivers
v000002df5f779370_0 .net "ram_read_data5", 31 0, L_000002df5f63e140;  1 drivers
v000002df5f779690_0 .net "ram_read_data6", 31 0, L_000002df5f63d500;  1 drivers
v000002df5f779730_0 .net "ram_read_data7", 31 0, L_000002df5f63d570;  1 drivers
v000002df5f7783d0_0 .net "ram_read_data8", 31 0, L_000002df5f63d880;  1 drivers
v000002df5f778470_0 .net "ram_read_data9", 31 0, L_000002df5f63dce0;  1 drivers
v000002df5f778f10_0 .net "stat", 0 0, L_000002df5f7d2400;  1 drivers
v000002df5f7797d0_0 .net "tfinish", 0 0, L_000002df5f63ddc0;  1 drivers
v000002df5f7786f0_0 .var "treset", 0 0;
v000002df5f779870_0 .var/s "tx1", 31 0;
v000002df5f779230_0 .var/s "tx2", 31 0;
v000002df5f7788d0_0 .var/s "tx3", 31 0;
v000002df5f7799b0_0 .var/s "ty1", 31 0;
v000002df5f778c90_0 .var/s "ty2", 31 0;
v000002df5f778150_0 .var/s "ty3", 31 0;
v000002df5f779410_0 .var "vid_buff_we", 0 0;
E_000002df5f62d2c0 .event anyedge, v000002df5f773b60_0, v000002df5f63fa00_0;
E_000002df5f62d840/0 .event anyedge, v000002df5f63faa0_0, v000002df5f776be0_0, v000002df5f776aa0_0, v000002df5f773e80_0;
E_000002df5f62d840/1 .event anyedge, v000002df5f773340_0;
E_000002df5f62d840 .event/or E_000002df5f62d840/0, E_000002df5f62d840/1;
E_000002df5f62db00/0 .event anyedge, v000002df5f76e1a0_0, v000002df5f76fe60_0, v000002df5f76e600_0, v000002df5f76f780_0;
E_000002df5f62db00/1 .event anyedge, v000002df5f76ea60_0, v000002df5f76e6a0_0;
E_000002df5f62db00 .event/or E_000002df5f62db00/0, E_000002df5f62db00/1;
S_000002df5f5f7cb0 .scope module, "c1" "video_buffer" 2 67, 3 1 0, S_000002df5f5f7b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 19 "read_addr";
    .port_info 3 /INPUT 19 "wr_addr";
    .port_info 4 /INPUT 1 "wr_data";
    .port_info 5 /OUTPUT 1 "read_data1";
P_000002df5f5f7a60 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000010011>;
P_000002df5f5f7a98 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000000001>;
L_000002df5f77a9c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002df5f63d650 .functor XNOR 1, L_000002df5f7d3f80, L_000002df5f77a9c0, C4<0>, C4<0>;
v000002df5f63f320_0 .net *"_ivl_0", 0 0, L_000002df5f7d3f80;  1 drivers
L_000002df5f77aa08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002df5f63f8c0_0 .net/2s *"_ivl_10", 1 0, L_000002df5f77aa08;  1 drivers
L_000002df5f77aa50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002df5f63f6e0_0 .net/2s *"_ivl_12", 1 0, L_000002df5f77aa50;  1 drivers
v000002df5f63e9c0_0 .net *"_ivl_14", 1 0, L_000002df5f7d38a0;  1 drivers
v000002df5f63e7e0_0 .net *"_ivl_2", 20 0, L_000002df5f7d2b80;  1 drivers
L_000002df5f77a978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002df5f63ece0_0 .net *"_ivl_5", 1 0, L_000002df5f77a978;  1 drivers
v000002df5f63fc80_0 .net/2u *"_ivl_6", 0 0, L_000002df5f77a9c0;  1 drivers
v000002df5f63f460_0 .net *"_ivl_8", 0 0, L_000002df5f63d650;  1 drivers
v000002df5f63f5a0 .array "buffer", 0 524287, 0 0;
v000002df5f63ed80_0 .net "clk", 0 0, v000002df5f7792d0_0;  1 drivers
v000002df5f640040_0 .net "read_addr", 18 0, v000002df5f7774a0_0;  1 drivers
v000002df5f63fa00_0 .net "read_data1", 0 0, L_000002df5f7d2400;  alias, 1 drivers
v000002df5f63faa0_0 .net "we", 0 0, v000002df5f779410_0;  1 drivers
v000002df5f63fd20_0 .net "wr_addr", 18 0, v000002df5f7774a0_0;  alias, 1 drivers
v000002df5f63e560_0 .net "wr_data", 0 0, v000002df5f779410_0;  alias, 1 drivers
E_000002df5f62d200 .event posedge, v000002df5f63ed80_0;
L_000002df5f7d3f80 .array/port v000002df5f63f5a0, L_000002df5f7d2b80;
L_000002df5f7d2b80 .concat [ 19 2 0 0], v000002df5f7774a0_0, L_000002df5f77a978;
L_000002df5f7d38a0 .functor MUXZ 2, L_000002df5f77aa50, L_000002df5f77aa08, L_000002df5f63d650, C4<>;
L_000002df5f7d2400 .part L_000002df5f7d38a0, 0, 1;
S_000002df5f5e10f0 .scope module, "circ3" "ROM2RAM" 2 13, 4 1 0, S_000002df5f5f7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data1";
    .port_info 6 /OUTPUT 32 "ram_read_data2";
    .port_info 7 /OUTPUT 32 "ram_read_data3";
    .port_info 8 /OUTPUT 32 "ram_read_data4";
    .port_info 9 /OUTPUT 32 "ram_read_data5";
    .port_info 10 /OUTPUT 32 "ram_read_data6";
    .port_info 11 /OUTPUT 32 "ram_read_data7";
    .port_info 12 /OUTPUT 32 "ram_read_data8";
    .port_info 13 /OUTPUT 32 "ram_read_data9";
P_000002df5f5f7e40 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_000002df5f5f7e78 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
P_000002df5f5f7eb0 .param/l "rom_theke_ram" 1 4 10, C4<01>;
P_000002df5f5f7ee8 .param/l "sesh" 1 4 11, C4<10>;
P_000002df5f5f7f20 .param/l "suru" 1 4 9, C4<00>;
P_000002df5f5f7f58 .param/l "vul" 1 4 12, C4<11>;
L_000002df5f77a540 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002df5f76eba0_0 .net/2u *"_ivl_0", 1 0, L_000002df5f77a540;  1 drivers
v000002df5f76e880_0 .net *"_ivl_10", 0 0, L_000002df5f7d3580;  1 drivers
L_000002df5f77a618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002df5f76f000_0 .net/2u *"_ivl_12", 0 0, L_000002df5f77a618;  1 drivers
L_000002df5f77a660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002df5f76e420_0 .net/2u *"_ivl_14", 0 0, L_000002df5f77a660;  1 drivers
L_000002df5f77a6a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002df5f76e740_0 .net/2u *"_ivl_18", 1 0, L_000002df5f77a6a8;  1 drivers
v000002df5f76f280_0 .net *"_ivl_2", 0 0, L_000002df5f7d2c20;  1 drivers
v000002df5f76f0a0_0 .net *"_ivl_20", 0 0, L_000002df5f7d2a40;  1 drivers
L_000002df5f77a6f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76e920_0 .net/2u *"_ivl_22", 7 0, L_000002df5f77a6f0;  1 drivers
L_000002df5f77a738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002df5f76f320_0 .net/2u *"_ivl_26", 1 0, L_000002df5f77a738;  1 drivers
v000002df5f76e4c0_0 .net *"_ivl_28", 0 0, L_000002df5f7d27c0;  1 drivers
L_000002df5f77a780 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76fbe0_0 .net/2u *"_ivl_30", 31 0, L_000002df5f77a780;  1 drivers
L_000002df5f77a7c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002df5f76f460_0 .net/2u *"_ivl_34", 1 0, L_000002df5f77a7c8;  1 drivers
v000002df5f76f960_0 .net *"_ivl_36", 0 0, L_000002df5f7d3760;  1 drivers
L_000002df5f77a810 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76e7e0_0 .net/2u *"_ivl_38", 7 0, L_000002df5f77a810;  1 drivers
L_000002df5f77a588 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76f6e0_0 .net/2u *"_ivl_4", 7 0, L_000002df5f77a588;  1 drivers
L_000002df5f77a5d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002df5f76fc80_0 .net/2u *"_ivl_8", 1 0, L_000002df5f77a5d0;  1 drivers
v000002df5f76ec40_0 .var "addr_counter_next", 7 0;
v000002df5f76f140_0 .var "addr_counter_reg", 7 0;
v000002df5f76ee20_0 .net "clk", 0 0, v000002df5f7792d0_0;  alias, 1 drivers
v000002df5f76f3c0_0 .var "finish", 0 0;
v000002df5f76f640_0 .net "local_ram_read_addr", 7 0, L_000002df5f7d3620;  1 drivers
v000002df5f771330_0 .net "ram_read_addr", 7 0, v000002df5f779b90_0;  1 drivers
v000002df5f770e30_0 .net "ram_read_data1", 31 0, L_000002df5f63d420;  alias, 1 drivers
v000002df5f7701b0_0 .net "ram_read_data2", 31 0, L_000002df5f63d730;  alias, 1 drivers
v000002df5f770c50_0 .net "ram_read_data3", 31 0, L_000002df5f63dd50;  alias, 1 drivers
v000002df5f7710b0_0 .net "ram_read_data4", 31 0, L_000002df5f63d490;  alias, 1 drivers
v000002df5f770390_0 .net "ram_read_data5", 31 0, L_000002df5f63e140;  alias, 1 drivers
v000002df5f7718d0_0 .net "ram_read_data6", 31 0, L_000002df5f63d500;  alias, 1 drivers
v000002df5f770890_0 .net "ram_read_data7", 31 0, L_000002df5f63d570;  alias, 1 drivers
v000002df5f771c90_0 .net "ram_read_data8", 31 0, L_000002df5f63d880;  alias, 1 drivers
v000002df5f7702f0_0 .net "ram_read_data9", 31 0, L_000002df5f63dce0;  alias, 1 drivers
v000002df5f771ab0_0 .net "ram_we", 0 0, L_000002df5f7d3e40;  1 drivers
v000002df5f770d90_0 .net "ram_wr_addr", 7 0, L_000002df5f7d3c60;  1 drivers
v000002df5f770f70_0 .net "ram_write_data", 31 0, L_000002df5f7d36c0;  1 drivers
v000002df5f771d30_0 .net "reset", 0 0, v000002df5f7772c0_0;  1 drivers
v000002df5f771b50_0 .net "rom_data", 31 0, v000002df5f76eb00_0;  1 drivers
v000002df5f7707f0_0 .net "rom_read_addr", 7 0, L_000002df5f7d3800;  1 drivers
v000002df5f770bb0_0 .net "start", 0 0, v000002df5f777400_0;  1 drivers
v000002df5f7704d0_0 .var "state_next", 1 0;
v000002df5f770430_0 .var "state_reg", 1 0;
E_000002df5f62d800 .event anyedge, v000002df5f770430_0, v000002df5f76f140_0, v000002df5f770bb0_0;
E_000002df5f62e080/0 .event anyedge, v000002df5f771d30_0;
E_000002df5f62e080/1 .event posedge, v000002df5f63ed80_0;
E_000002df5f62e080 .event/or E_000002df5f62e080/0, E_000002df5f62e080/1;
L_000002df5f7d2c20 .cmp/eq 2, v000002df5f770430_0, L_000002df5f77a540;
L_000002df5f7d3620 .functor MUXZ 8, L_000002df5f77a588, v000002df5f779b90_0, L_000002df5f7d2c20, C4<>;
L_000002df5f7d3580 .cmp/eq 2, v000002df5f770430_0, L_000002df5f77a5d0;
L_000002df5f7d3e40 .functor MUXZ 1, L_000002df5f77a660, L_000002df5f77a618, L_000002df5f7d3580, C4<>;
L_000002df5f7d2a40 .cmp/eq 2, v000002df5f770430_0, L_000002df5f77a6a8;
L_000002df5f7d3c60 .functor MUXZ 8, L_000002df5f77a6f0, v000002df5f76f140_0, L_000002df5f7d2a40, C4<>;
L_000002df5f7d27c0 .cmp/eq 2, v000002df5f770430_0, L_000002df5f77a738;
L_000002df5f7d36c0 .functor MUXZ 32, L_000002df5f77a780, v000002df5f76eb00_0, L_000002df5f7d27c0, C4<>;
L_000002df5f7d3760 .cmp/eq 2, v000002df5f770430_0, L_000002df5f77a7c8;
L_000002df5f7d3800 .functor MUXZ 8, L_000002df5f77a810, v000002df5f76f140_0, L_000002df5f7d3760, C4<>;
S_000002df5f5e1280 .scope module, "circ1" "RAM" 4 21, 5 1 0, S_000002df5f5e10f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "read_data3";
    .port_info 8 /OUTPUT 32 "read_data4";
    .port_info 9 /OUTPUT 32 "read_data5";
    .port_info 10 /OUTPUT 32 "read_data6";
    .port_info 11 /OUTPUT 32 "read_data7";
    .port_info 12 /OUTPUT 32 "read_data8";
    .port_info 13 /OUTPUT 32 "read_data9";
P_000002df5f5f7260 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_000002df5f5f7298 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
L_000002df5f63d420 .functor BUFZ 32, L_000002df5f778a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63d730 .functor BUFZ 32, L_000002df5f778510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63dd50 .functor BUFZ 32, L_000002df5f7781f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63d490 .functor BUFZ 32, L_000002df5f778290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63e140 .functor BUFZ 32, L_000002df5f7785b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63d500 .functor BUFZ 32, L_000002df5f779e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63d570 .functor BUFZ 32, L_000002df5f7794b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63d880 .functor BUFZ 32, L_000002df5f778b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df5f63dce0 .functor BUFZ 32, L_000002df5f7d39e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002df5f63f500_0 .net *"_ivl_0", 31 0, L_000002df5f778a10;  1 drivers
v000002df5f63fbe0_0 .net *"_ivl_10", 31 0, L_000002df5f778d30;  1 drivers
v000002df5f63e420_0 .net *"_ivl_100", 31 0, L_000002df5f7d2180;  1 drivers
L_000002df5f77a0c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f63fb40_0 .net *"_ivl_13", 23 0, L_000002df5f77a0c0;  1 drivers
L_000002df5f77a108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002df5f63e740_0 .net/2u *"_ivl_14", 31 0, L_000002df5f77a108;  1 drivers
v000002df5f63e880_0 .net *"_ivl_16", 31 0, L_000002df5f779c30;  1 drivers
v000002df5f63e920_0 .net *"_ivl_2", 8 0, L_000002df5f7780b0;  1 drivers
v000002df5f63ea60_0 .net *"_ivl_20", 31 0, L_000002df5f7781f0;  1 drivers
v000002df5f6400e0_0 .net *"_ivl_22", 31 0, L_000002df5f779a50;  1 drivers
L_000002df5f77a150 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f63eba0_0 .net *"_ivl_25", 23 0, L_000002df5f77a150;  1 drivers
L_000002df5f77a198 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002df5f63f000_0 .net/2u *"_ivl_26", 31 0, L_000002df5f77a198;  1 drivers
v000002df5f63f1e0_0 .net *"_ivl_28", 31 0, L_000002df5f778330;  1 drivers
v000002df5f640180_0 .net *"_ivl_32", 31 0, L_000002df5f778290;  1 drivers
v000002df5f63fdc0_0 .net *"_ivl_34", 31 0, L_000002df5f779f50;  1 drivers
L_000002df5f77a1e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f63eb00_0 .net *"_ivl_37", 23 0, L_000002df5f77a1e0;  1 drivers
L_000002df5f77a228 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002df5f63f820_0 .net/2u *"_ivl_38", 31 0, L_000002df5f77a228;  1 drivers
v000002df5f63fe60_0 .net *"_ivl_40", 31 0, L_000002df5f779d70;  1 drivers
v000002df5f63f280_0 .net *"_ivl_44", 31 0, L_000002df5f7785b0;  1 drivers
v000002df5f63ff00_0 .net *"_ivl_46", 31 0, L_000002df5f778650;  1 drivers
L_000002df5f77a270 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f63f640_0 .net *"_ivl_49", 23 0, L_000002df5f77a270;  1 drivers
L_000002df5f77a078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002df5f63f780_0 .net *"_ivl_5", 0 0, L_000002df5f77a078;  1 drivers
L_000002df5f77a2b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002df5f63e2e0_0 .net/2u *"_ivl_50", 31 0, L_000002df5f77a2b8;  1 drivers
v000002df5f63ec40_0 .net *"_ivl_52", 31 0, L_000002df5f778790;  1 drivers
v000002df5f63e380_0 .net *"_ivl_56", 31 0, L_000002df5f779e10;  1 drivers
v000002df5f63ef60_0 .net *"_ivl_58", 31 0, L_000002df5f779910;  1 drivers
L_000002df5f77a300 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f63ee20_0 .net *"_ivl_61", 23 0, L_000002df5f77a300;  1 drivers
L_000002df5f77a348 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002df5f63eec0_0 .net/2u *"_ivl_62", 31 0, L_000002df5f77a348;  1 drivers
v000002df5f63f0a0_0 .net *"_ivl_64", 31 0, L_000002df5f779eb0;  1 drivers
v000002df5f619cc0_0 .net *"_ivl_68", 31 0, L_000002df5f7794b0;  1 drivers
v000002df5f61a260_0 .net *"_ivl_70", 31 0, L_000002df5f778fb0;  1 drivers
L_000002df5f77a390 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f61aa80_0 .net *"_ivl_73", 23 0, L_000002df5f77a390;  1 drivers
L_000002df5f77a3d8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000002df5f60e570_0 .net/2u *"_ivl_74", 31 0, L_000002df5f77a3d8;  1 drivers
v000002df5f76f500_0 .net *"_ivl_76", 31 0, L_000002df5f778970;  1 drivers
v000002df5f76e560_0 .net *"_ivl_8", 31 0, L_000002df5f778510;  1 drivers
v000002df5f76fdc0_0 .net *"_ivl_80", 31 0, L_000002df5f778b50;  1 drivers
v000002df5f76ece0_0 .net *"_ivl_82", 31 0, L_000002df5f779190;  1 drivers
L_000002df5f77a420 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76fa00_0 .net *"_ivl_85", 23 0, L_000002df5f77a420;  1 drivers
L_000002df5f77a468 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000002df5f76ff00_0 .net/2u *"_ivl_86", 31 0, L_000002df5f77a468;  1 drivers
v000002df5f76ef60_0 .net *"_ivl_88", 31 0, L_000002df5f779050;  1 drivers
v000002df5f76faa0_0 .net *"_ivl_92", 31 0, L_000002df5f7d39e0;  1 drivers
v000002df5f76f1e0_0 .net *"_ivl_94", 31 0, L_000002df5f7d3080;  1 drivers
L_000002df5f77a4b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f76f820_0 .net *"_ivl_97", 23 0, L_000002df5f77a4b0;  1 drivers
L_000002df5f77a4f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002df5f76ed80_0 .net/2u *"_ivl_98", 31 0, L_000002df5f77a4f8;  1 drivers
v000002df5f76e9c0_0 .net "clk", 0 0, v000002df5f7792d0_0;  alias, 1 drivers
v000002df5f76e060 .array "ram", 0 128, 31 0;
v000002df5f76e100_0 .net "read_addr", 7 0, L_000002df5f7d3620;  alias, 1 drivers
v000002df5f76e1a0_0 .net "read_data1", 31 0, L_000002df5f63d420;  alias, 1 drivers
v000002df5f76fe60_0 .net "read_data2", 31 0, L_000002df5f63d730;  alias, 1 drivers
v000002df5f76e240_0 .net "read_data3", 31 0, L_000002df5f63dd50;  alias, 1 drivers
v000002df5f76e600_0 .net "read_data4", 31 0, L_000002df5f63d490;  alias, 1 drivers
v000002df5f76f780_0 .net "read_data5", 31 0, L_000002df5f63e140;  alias, 1 drivers
v000002df5f76fb40_0 .net "read_data6", 31 0, L_000002df5f63d500;  alias, 1 drivers
v000002df5f76ea60_0 .net "read_data7", 31 0, L_000002df5f63d570;  alias, 1 drivers
v000002df5f76e6a0_0 .net "read_data8", 31 0, L_000002df5f63d880;  alias, 1 drivers
v000002df5f76fd20_0 .net "read_data9", 31 0, L_000002df5f63dce0;  alias, 1 drivers
v000002df5f76f5a0_0 .net "we", 0 0, L_000002df5f7d3e40;  alias, 1 drivers
v000002df5f76eec0_0 .net "wr_addr", 7 0, L_000002df5f7d3c60;  alias, 1 drivers
v000002df5f76e2e0_0 .net "wr_data", 31 0, L_000002df5f7d36c0;  alias, 1 drivers
L_000002df5f778a10 .array/port v000002df5f76e060, L_000002df5f7780b0;
L_000002df5f7780b0 .concat [ 8 1 0 0], L_000002df5f7d3620, L_000002df5f77a078;
L_000002df5f778510 .array/port v000002df5f76e060, L_000002df5f779c30;
L_000002df5f778d30 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a0c0;
L_000002df5f779c30 .arith/sum 32, L_000002df5f778d30, L_000002df5f77a108;
L_000002df5f7781f0 .array/port v000002df5f76e060, L_000002df5f778330;
L_000002df5f779a50 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a150;
L_000002df5f778330 .arith/sum 32, L_000002df5f779a50, L_000002df5f77a198;
L_000002df5f778290 .array/port v000002df5f76e060, L_000002df5f779d70;
L_000002df5f779f50 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a1e0;
L_000002df5f779d70 .arith/sum 32, L_000002df5f779f50, L_000002df5f77a228;
L_000002df5f7785b0 .array/port v000002df5f76e060, L_000002df5f778790;
L_000002df5f778650 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a270;
L_000002df5f778790 .arith/sum 32, L_000002df5f778650, L_000002df5f77a2b8;
L_000002df5f779e10 .array/port v000002df5f76e060, L_000002df5f779eb0;
L_000002df5f779910 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a300;
L_000002df5f779eb0 .arith/sum 32, L_000002df5f779910, L_000002df5f77a348;
L_000002df5f7794b0 .array/port v000002df5f76e060, L_000002df5f778970;
L_000002df5f778fb0 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a390;
L_000002df5f778970 .arith/sum 32, L_000002df5f778fb0, L_000002df5f77a3d8;
L_000002df5f778b50 .array/port v000002df5f76e060, L_000002df5f779050;
L_000002df5f779190 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a420;
L_000002df5f779050 .arith/sum 32, L_000002df5f779190, L_000002df5f77a468;
L_000002df5f7d39e0 .array/port v000002df5f76e060, L_000002df5f7d2180;
L_000002df5f7d3080 .concat [ 8 24 0 0], L_000002df5f7d3620, L_000002df5f77a4b0;
L_000002df5f7d2180 .arith/sum 32, L_000002df5f7d3080, L_000002df5f77a4f8;
S_000002df5f5c4170 .scope module, "circ2" "ROM" 4 40, 6 1 0, S_000002df5f5e10f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_000002df5f5f6fe0 .param/l "addr_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_000002df5f5f7018 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000100000>;
v000002df5f76eb00_0 .var "data", 31 0;
v000002df5f76f8c0_0 .net "read_addr", 7 0, L_000002df5f7d3800;  alias, 1 drivers
v000002df5f76e380_0 .net "read_data", 31 0, v000002df5f76eb00_0;  alias, 1 drivers
E_000002df5f62e100 .event anyedge, v000002df5f76f8c0_0;
S_000002df5f5b7e50 .scope module, "circ6" "Vga_Sync" 2 83, 7 1 0, S_000002df5f5f7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "pixel_x";
    .port_info 3 /OUTPUT 10 "pixel_y";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
    .port_info 6 /OUTPUT 1 "P_tick";
    .port_info 7 /OUTPUT 1 "video_on";
P_000002df5f5bdf60 .param/l "HB" 1 7 10, +C4<00000000000000000000000000010000>;
P_000002df5f5bdf98 .param/l "HD" 1 7 8, +C4<00000000000000000000001010000000>;
P_000002df5f5bdfd0 .param/l "HF" 1 7 9, +C4<00000000000000000000000000110000>;
P_000002df5f5be008 .param/l "HR" 1 7 11, +C4<00000000000000000000000001100000>;
P_000002df5f5be040 .param/l "VB" 1 7 14, +C4<00000000000000000000000000100001>;
P_000002df5f5be078 .param/l "VD" 1 7 12, +C4<00000000000000000000000111100000>;
P_000002df5f5be0b0 .param/l "VF" 1 7 13, +C4<00000000000000000000000000001010>;
P_000002df5f5be0e8 .param/l "VR" 1 7 15, +C4<00000000000000000000000000000010>;
L_000002df5f63de30 .functor NOT 1, v000002df5f771510_0, C4<0>, C4<0>, C4<0>;
L_000002df5f63da40 .functor BUFZ 1, v000002df5f771510_0, C4<0>, C4<0>, C4<0>;
L_000002df5f63dea0 .functor AND 1, L_000002df5f7d2ae0, L_000002df5f7d2ea0, C4<1>, C4<1>;
L_000002df5f63d6c0 .functor AND 1, L_000002df5f7d3260, L_000002df5f7d3b20, C4<1>, C4<1>;
L_000002df5f63e0d0 .functor AND 1, L_000002df5f7d24a0, L_000002df5f7d3d00, C4<1>, C4<1>;
L_000002df5f63df10 .functor BUFZ 1, v000002df5f7735c0_0, C4<0>, C4<0>, C4<0>;
L_000002df5f63d7a0 .functor BUFZ 1, v000002df5f7733e0_0, C4<0>, C4<0>, C4<0>;
L_000002df5f63dff0 .functor BUFZ 10, v000002df5f772bc0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002df5f63d8f0 .functor BUFZ 1, L_000002df5f63da40, C4<0>, C4<0>, C4<0>;
L_000002df5f63e060 .functor BUFZ 10, v000002df5f773660_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000002df5f770a70_0 .net "Mod2_next", 0 0, L_000002df5f63de30;  1 drivers
v000002df5f771510_0 .var "Mod2_reg", 0 0;
o000002df5f721978 .functor BUFZ 1, C4<z>; HiZ drive
v000002df5f770570_0 .net "P_tick", 0 0, o000002df5f721978;  0 drivers
v000002df5f771dd0_0 .net *"_ivl_12", 31 0, L_000002df5f7d29a0;  1 drivers
L_000002df5f77ab28 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f770cf0_0 .net *"_ivl_15", 21 0, L_000002df5f77ab28;  1 drivers
L_000002df5f77ab70 .functor BUFT 1, C4<00000000000000000000001000001100>, C4<0>, C4<0>, C4<0>;
v000002df5f771830_0 .net/2u *"_ivl_16", 31 0, L_000002df5f77ab70;  1 drivers
v000002df5f7711f0_0 .net *"_ivl_20", 31 0, L_000002df5f7d3a80;  1 drivers
L_000002df5f77abb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f770930_0 .net *"_ivl_23", 21 0, L_000002df5f77abb8;  1 drivers
L_000002df5f77ac00 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v000002df5f771290_0 .net/2u *"_ivl_24", 31 0, L_000002df5f77ac00;  1 drivers
v000002df5f771970_0 .net *"_ivl_26", 0 0, L_000002df5f7d2ae0;  1 drivers
v000002df5f7709d0_0 .net *"_ivl_28", 31 0, L_000002df5f7d3ee0;  1 drivers
L_000002df5f77ac48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f770110_0 .net *"_ivl_31", 21 0, L_000002df5f77ac48;  1 drivers
L_000002df5f77ac90 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v000002df5f771f10_0 .net/2u *"_ivl_32", 31 0, L_000002df5f77ac90;  1 drivers
v000002df5f771bf0_0 .net *"_ivl_34", 0 0, L_000002df5f7d2ea0;  1 drivers
v000002df5f771e70_0 .net *"_ivl_38", 31 0, L_000002df5f7d3120;  1 drivers
v000002df5f770070_0 .net *"_ivl_4", 31 0, L_000002df5f7d3da0;  1 drivers
L_000002df5f77acd8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f770250_0 .net *"_ivl_41", 21 0, L_000002df5f77acd8;  1 drivers
L_000002df5f77ad20 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v000002df5f771470_0 .net/2u *"_ivl_42", 31 0, L_000002df5f77ad20;  1 drivers
v000002df5f770ed0_0 .net *"_ivl_44", 0 0, L_000002df5f7d3260;  1 drivers
v000002df5f770610_0 .net *"_ivl_46", 31 0, L_000002df5f7d3940;  1 drivers
L_000002df5f77ad68 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f771010_0 .net *"_ivl_49", 21 0, L_000002df5f77ad68;  1 drivers
L_000002df5f77adb0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v000002df5f770b10_0 .net/2u *"_ivl_50", 31 0, L_000002df5f77adb0;  1 drivers
v000002df5f7706b0_0 .net *"_ivl_52", 0 0, L_000002df5f7d3b20;  1 drivers
v000002df5f770750_0 .net *"_ivl_56", 31 0, L_000002df5f7d3bc0;  1 drivers
L_000002df5f77adf8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f771150_0 .net *"_ivl_59", 21 0, L_000002df5f77adf8;  1 drivers
L_000002df5f77ae40 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v000002df5f7713d0_0 .net/2u *"_ivl_60", 31 0, L_000002df5f77ae40;  1 drivers
v000002df5f7715b0_0 .net *"_ivl_62", 0 0, L_000002df5f7d24a0;  1 drivers
v000002df5f771650_0 .net *"_ivl_64", 31 0, L_000002df5f7d2d60;  1 drivers
L_000002df5f77ae88 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f771a10_0 .net *"_ivl_67", 21 0, L_000002df5f77ae88;  1 drivers
L_000002df5f77aed0 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000002df5f7716f0_0 .net/2u *"_ivl_68", 31 0, L_000002df5f77aed0;  1 drivers
L_000002df5f77aa98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f771790_0 .net *"_ivl_7", 21 0, L_000002df5f77aa98;  1 drivers
v000002df5f772440_0 .net *"_ivl_70", 0 0, L_000002df5f7d3d00;  1 drivers
L_000002df5f77aae0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v000002df5f772580_0 .net/2u *"_ivl_8", 31 0, L_000002df5f77aae0;  1 drivers
v000002df5f772260_0 .net "clk", 0 0, v000002df5f7792d0_0;  alias, 1 drivers
v000002df5f7728a0_0 .var "h_count_next", 9 0;
v000002df5f772bc0_0 .var "h_count_reg", 9 0;
v000002df5f772760_0 .net "h_end", 0 0, L_000002df5f7d2860;  1 drivers
v000002df5f772800_0 .net "h_sync", 0 0, L_000002df5f63df10;  alias, 1 drivers
v000002df5f772a80_0 .net "h_sync_next", 0 0, L_000002df5f63dea0;  1 drivers
v000002df5f7735c0_0 .var "h_sync_reg", 0 0;
v000002df5f772300_0 .net "p_tick", 0 0, L_000002df5f63d8f0;  1 drivers
v000002df5f773a20_0 .net "pixel_tick", 0 0, L_000002df5f63da40;  1 drivers
v000002df5f773e80_0 .net "pixel_x", 9 0, L_000002df5f63dff0;  alias, 1 drivers
v000002df5f773340_0 .net "pixel_y", 9 0, L_000002df5f63e060;  alias, 1 drivers
v000002df5f772b20_0 .net "reset", 0 0, v000002df5f7790f0_0;  1 drivers
v000002df5f773de0_0 .var "v_count_next", 9 0;
v000002df5f773660_0 .var "v_count_reg", 9 0;
v000002df5f7737a0_0 .net "v_end", 0 0, L_000002df5f7d2900;  1 drivers
v000002df5f773ac0_0 .net "v_sync", 0 0, L_000002df5f63d7a0;  alias, 1 drivers
v000002df5f773020_0 .net "v_sync_next", 0 0, L_000002df5f63d6c0;  1 drivers
v000002df5f7733e0_0 .var "v_sync_reg", 0 0;
v000002df5f773b60_0 .net "video_on", 0 0, L_000002df5f63e0d0;  alias, 1 drivers
E_000002df5f62dc80 .event anyedge, v000002df5f773a20_0, v000002df5f772760_0, v000002df5f7737a0_0, v000002df5f773660_0;
E_000002df5f62e140 .event anyedge, v000002df5f773a20_0, v000002df5f772760_0, v000002df5f772bc0_0;
E_000002df5f62db80 .event posedge, v000002df5f772b20_0, v000002df5f63ed80_0;
L_000002df5f7d3da0 .concat [ 10 22 0 0], v000002df5f772bc0_0, L_000002df5f77aa98;
L_000002df5f7d2860 .cmp/eq 32, L_000002df5f7d3da0, L_000002df5f77aae0;
L_000002df5f7d29a0 .concat [ 10 22 0 0], v000002df5f773660_0, L_000002df5f77ab28;
L_000002df5f7d2900 .cmp/eq 32, L_000002df5f7d29a0, L_000002df5f77ab70;
L_000002df5f7d3a80 .concat [ 10 22 0 0], v000002df5f772bc0_0, L_000002df5f77abb8;
L_000002df5f7d2ae0 .cmp/ge 32, L_000002df5f7d3a80, L_000002df5f77ac00;
L_000002df5f7d3ee0 .concat [ 10 22 0 0], v000002df5f772bc0_0, L_000002df5f77ac48;
L_000002df5f7d2ea0 .cmp/ge 32, L_000002df5f77ac90, L_000002df5f7d3ee0;
L_000002df5f7d3120 .concat [ 10 22 0 0], v000002df5f773660_0, L_000002df5f77acd8;
L_000002df5f7d3260 .cmp/ge 32, L_000002df5f7d3120, L_000002df5f77ad20;
L_000002df5f7d3940 .concat [ 10 22 0 0], v000002df5f773660_0, L_000002df5f77ad68;
L_000002df5f7d3b20 .cmp/ge 32, L_000002df5f77adb0, L_000002df5f7d3940;
L_000002df5f7d3bc0 .concat [ 10 22 0 0], v000002df5f772bc0_0, L_000002df5f77adf8;
L_000002df5f7d24a0 .cmp/ge 32, L_000002df5f7d3bc0, L_000002df5f77ae40;
L_000002df5f7d2d60 .concat [ 10 22 0 0], v000002df5f773660_0, L_000002df5f77ae88;
L_000002df5f7d3d00 .cmp/ge 32, L_000002df5f7d2d60, L_000002df5f77aed0;
S_000002df5f5cde60 .scope module, "uut" "filled_tris" 2 35, 8 1 0, S_000002df5f5f7b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "y1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "y2";
    .port_info 4 /INPUT 32 "x3";
    .port_info 5 /INPUT 32 "y3";
    .port_info 6 /OUTPUT 10 "OX1";
    .port_info 7 /OUTPUT 9 "OY1";
    .port_info 8 /OUTPUT 1 "finish";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
L_000002df5f63ddc0 .functor BUFZ 1, v000002df5f776320_0, C4<0>, C4<0>, C4<0>;
v000002df5f772120_0 .var "LR", 0 0;
v000002df5f773700_0 .net "LX", 9 0, L_000002df5f7d25e0;  1 drivers
v000002df5f773840_0 .net "LY", 8 0, L_000002df5f7d34e0;  1 drivers
v000002df5f776be0_0 .net "OX1", 9 0, L_000002df5f7d2720;  alias, 1 drivers
v000002df5f776aa0_0 .net "OY1", 8 0, L_000002df5f7d2cc0;  alias, 1 drivers
v000002df5f776e60_0 .var/s "X0", 31 0;
v000002df5f7761e0_0 .var/s "X1", 31 0;
v000002df5f776d20_0 .var/s "X2", 31 0;
v000002df5f776fa0 .array/s "X_01", 0 640, 31 0;
v000002df5f7766e0 .array/s "X_02", 0 640, 31 0;
v000002df5f7765a0 .array/s "X_12", 0 640, 31 0;
v000002df5f777d60_0 .var/s "Y0", 31 0;
v000002df5f7777c0_0 .var/s "Y1", 31 0;
v000002df5f776780_0 .var/s "Y2", 31 0;
v000002df5f777cc0_0 .var/s "Y_itr", 31 0;
v000002df5f776140_0 .var/s "Y_itr_next", 31 0;
L_000002df5f77a858 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002df5f776460_0 .net/2u *"_ivl_0", 3 0, L_000002df5f77a858;  1 drivers
v000002df5f777680_0 .net *"_ivl_10", 0 0, L_000002df5f7d2fe0;  1 drivers
L_000002df5f77a930 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f7768c0_0 .net/2u *"_ivl_12", 8 0, L_000002df5f77a930;  1 drivers
v000002df5f776c80_0 .net *"_ivl_2", 0 0, L_000002df5f7d31c0;  1 drivers
L_000002df5f77a8a0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002df5f777a40_0 .net/2u *"_ivl_4", 9 0, L_000002df5f77a8a0;  1 drivers
L_000002df5f77a8e8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002df5f776820_0 .net/2u *"_ivl_8", 3 0, L_000002df5f77a8e8;  1 drivers
v000002df5f777540_0 .net "clk", 0 0, v000002df5f7792d0_0;  alias, 1 drivers
v000002df5f7775e0_0 .net "finish", 0 0, L_000002df5f63ddc0;  alias, 1 drivers
v000002df5f776320_0 .var "finish_reg", 0 0;
v000002df5f777ae0_0 .net "line_finish", 0 0, v000002df5f772940_0;  1 drivers
v000002df5f777ea0_0 .var "line_start", 0 0;
v000002df5f776960_0 .var/s "lnX1", 31 0;
v000002df5f776a00_0 .var/s "lnX2", 31 0;
v000002df5f777e00_0 .var/s "lnY1", 31 0;
v000002df5f777720_0 .var/s "lnY2", 31 0;
v000002df5f777860_0 .var "lx1", 31 0;
v000002df5f776dc0_0 .var "lx2", 31 0;
v000002df5f777360_0 .var "ly1", 31 0;
v000002df5f776f00_0 .var "ly2", 31 0;
v000002df5f7770e0_0 .net "reset", 0 0, v000002df5f7786f0_0;  1 drivers
v000002df5f776500_0 .var "size", 31 0;
v000002df5f777900_0 .var "state_next", 3 0;
v000002df5f777c20_0 .var "state_reg", 3 0;
v000002df5f777040_0 .var/s "temp", 31 0;
v000002df5f777180_0 .net/s "x1", 31 0, v000002df5f779870_0;  1 drivers
v000002df5f777b80_0 .net/s "x2", 31 0, v000002df5f779230_0;  1 drivers
v000002df5f777f40_0 .net/s "x3", 31 0, v000002df5f7788d0_0;  1 drivers
v000002df5f7760a0_0 .net/s "y1", 31 0, v000002df5f7799b0_0;  1 drivers
v000002df5f776640_0 .net/s "y2", 31 0, v000002df5f778c90_0;  1 drivers
v000002df5f776280_0 .net/s "y3", 31 0, v000002df5f778150_0;  1 drivers
E_000002df5f62dbc0/0 .event anyedge, v000002df5f777c20_0, v000002df5f776960_0, v000002df5f777e00_0, v000002df5f776a00_0;
E_000002df5f62dbc0/1 .event anyedge, v000002df5f777720_0;
E_000002df5f62dbc0 .event/or E_000002df5f62dbc0/0, E_000002df5f62dbc0/1;
L_000002df5f7d31c0 .cmp/eq 4, v000002df5f777c20_0, L_000002df5f77a858;
L_000002df5f7d2720 .functor MUXZ 10, L_000002df5f77a8a0, L_000002df5f7d25e0, L_000002df5f7d31c0, C4<>;
L_000002df5f7d2fe0 .cmp/eq 4, v000002df5f777c20_0, L_000002df5f77a8e8;
L_000002df5f7d2cc0 .functor MUXZ 9, L_000002df5f77a930, L_000002df5f7d34e0, L_000002df5f7d2fe0, C4<>;
S_000002df5f5cdff0 .scope module, "ln" "B_Line" 8 34, 9 1 0, S_000002df5f5cde60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
v000002df5f7730c0_0 .net "X", 9 0, L_000002df5f7d25e0;  alias, 1 drivers
v000002df5f7723a0_0 .var/s "X1", 31 0;
v000002df5f7721c0_0 .var/s "X2", 31 0;
v000002df5f7729e0_0 .net "Y", 8 0, L_000002df5f7d34e0;  alias, 1 drivers
v000002df5f772f80_0 .var/s "Y1", 31 0;
v000002df5f773d40_0 .var/s "Y2", 31 0;
v000002df5f7724e0_0 .net "clk", 0 0, v000002df5f7792d0_0;  alias, 1 drivers
v000002df5f772e40_0 .var/s "d", 31 0;
v000002df5f772620_0 .var/s "d_next", 31 0;
v000002df5f773160_0 .var/s "ds", 31 0;
v000002df5f7726c0_0 .var/s "dt", 31 0;
v000002df5f7738e0_0 .var/s "dx", 31 0;
v000002df5f772c60_0 .var/s "dy", 31 0;
v000002df5f772940_0 .var "finish", 0 0;
v000002df5f773480_0 .net "start", 0 0, v000002df5f777ea0_0;  1 drivers
v000002df5f772d00_0 .var "state_next", 2 0;
v000002df5f772da0_0 .var "state_reg", 2 0;
v000002df5f773f20_0 .var/s "x", 31 0;
v000002df5f772ee0_0 .net "x1", 31 0, v000002df5f777860_0;  1 drivers
v000002df5f773ca0_0 .net "x2", 31 0, v000002df5f776dc0_0;  1 drivers
v000002df5f772080_0 .var/s "x_next", 31 0;
v000002df5f773200_0 .var/s "y", 31 0;
v000002df5f7732a0_0 .net "y1", 31 0, v000002df5f777360_0;  1 drivers
v000002df5f773520_0 .net "y2", 31 0, v000002df5f776f00_0;  1 drivers
v000002df5f773980_0 .var/s "y_next", 31 0;
E_000002df5f62dc00/0 .event anyedge, v000002df5f772da0_0, v000002df5f773f20_0, v000002df5f773200_0, v000002df5f772e40_0;
E_000002df5f62dc00/1 .event anyedge, v000002df5f7723a0_0, v000002df5f772f80_0, v000002df5f7721c0_0, v000002df5f773d40_0;
E_000002df5f62dc00/2 .event anyedge, v000002df5f7738e0_0, v000002df5f772c60_0, v000002df5f773160_0, v000002df5f7726c0_0;
E_000002df5f62dc00 .event/or E_000002df5f62dc00/0, E_000002df5f62dc00/1, E_000002df5f62dc00/2;
E_000002df5f62d340 .event anyedge, v000002df5f772ee0_0, v000002df5f7732a0_0, v000002df5f773ca0_0, v000002df5f773520_0;
L_000002df5f7d25e0 .part v000002df5f773f20_0, 0, 10;
L_000002df5f7d34e0 .part v000002df5f773200_0, 0, 9;
    .scope S_000002df5f5e1280;
T_0 ;
    %wait E_000002df5f62d200;
    %load/vec4 v000002df5f76f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002df5f76e2e0_0;
    %load/vec4 v000002df5f76eec0_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v000002df5f76e060, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002df5f5c4170;
T_1 ;
    %wait E_000002df5f62e100;
    %load/vec4 v000002df5f76f8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.2 ;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 750, 0, 32;
    %store/vec4 v000002df5f76eb00_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002df5f5e10f0;
T_2 ;
    %wait E_000002df5f62e080;
    %load/vec4 v000002df5f771d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002df5f770430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002df5f76f140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002df5f7704d0_0;
    %assign/vec4 v000002df5f770430_0, 0;
    %load/vec4 v000002df5f76ec40_0;
    %assign/vec4 v000002df5f76f140_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002df5f5e10f0;
T_3 ;
    %wait E_000002df5f62d800;
    %load/vec4 v000002df5f770430_0;
    %store/vec4 v000002df5f7704d0_0, 0, 2;
    %load/vec4 v000002df5f76f140_0;
    %store/vec4 v000002df5f76ec40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f76f3c0_0, 0, 1;
    %load/vec4 v000002df5f770430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000002df5f770bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002df5f7704d0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002df5f76ec40_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000002df5f76f140_0;
    %pad/u 32;
    %cmpi/u 18, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v000002df5f76f140_0;
    %addi 1, 0, 8;
    %store/vec4 v000002df5f76ec40_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002df5f7704d0_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f76f3c0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002df5f5cdff0;
T_4 ;
    %wait E_000002df5f62d340;
    %load/vec4 v000002df5f772ee0_0;
    %assign/vec4 v000002df5f7723a0_0, 0;
    %load/vec4 v000002df5f7732a0_0;
    %assign/vec4 v000002df5f772f80_0, 0;
    %load/vec4 v000002df5f773ca0_0;
    %assign/vec4 v000002df5f7721c0_0, 0;
    %load/vec4 v000002df5f773520_0;
    %assign/vec4 v000002df5f773d40_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002df5f5cdff0;
T_5 ;
    %wait E_000002df5f62d200;
    %load/vec4 v000002df5f773480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002df5f772da0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002df5f772d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f772940_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002df5f772d00_0;
    %store/vec4 v000002df5f772da0_0, 0, 3;
    %load/vec4 v000002df5f772080_0;
    %store/vec4 v000002df5f773f20_0, 0, 32;
    %load/vec4 v000002df5f773980_0;
    %store/vec4 v000002df5f773200_0, 0, 32;
    %load/vec4 v000002df5f772620_0;
    %store/vec4 v000002df5f772e40_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002df5f5cdff0;
T_6 ;
    %wait E_000002df5f62dc00;
    %load/vec4 v000002df5f772da0_0;
    %store/vec4 v000002df5f772d00_0, 0, 3;
    %load/vec4 v000002df5f773f20_0;
    %store/vec4 v000002df5f772080_0, 0, 32;
    %load/vec4 v000002df5f773200_0;
    %store/vec4 v000002df5f773980_0, 0, 32;
    %load/vec4 v000002df5f772e40_0;
    %store/vec4 v000002df5f772620_0, 0, 32;
    %load/vec4 v000002df5f772da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000002df5f7723a0_0;
    %store/vec4 v000002df5f772080_0, 0, 32;
    %load/vec4 v000002df5f772f80_0;
    %store/vec4 v000002df5f773980_0, 0, 32;
    %load/vec4 v000002df5f7721c0_0;
    %load/vec4 v000002df5f7723a0_0;
    %sub;
    %store/vec4 v000002df5f7738e0_0, 0, 32;
    %load/vec4 v000002df5f773d40_0;
    %load/vec4 v000002df5f772f80_0;
    %sub;
    %store/vec4 v000002df5f772c60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002df5f772d00_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000002df5f772c60_0;
    %load/vec4 v000002df5f7738e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v000002df5f772c60_0;
    %load/vec4 v000002df5f7738e0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000002df5f7726c0_0, 0, 32;
    %load/vec4 v000002df5f772c60_0;
    %muli 2, 0, 32;
    %store/vec4 v000002df5f773160_0, 0, 32;
    %load/vec4 v000002df5f772c60_0;
    %muli 2, 0, 32;
    %load/vec4 v000002df5f7738e0_0;
    %sub;
    %store/vec4 v000002df5f772620_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002df5f772d00_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002df5f7738e0_0;
    %load/vec4 v000002df5f772c60_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000002df5f7726c0_0, 0, 32;
    %load/vec4 v000002df5f7738e0_0;
    %muli 2, 0, 32;
    %store/vec4 v000002df5f773160_0, 0, 32;
    %load/vec4 v000002df5f7738e0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002df5f772c60_0;
    %sub;
    %store/vec4 v000002df5f772620_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002df5f772d00_0, 0, 3;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000002df5f773f20_0;
    %load/vec4 v000002df5f7721c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v000002df5f773f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f772080_0, 0, 32;
    %load/vec4 v000002df5f772e40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.10, 5;
    %load/vec4 v000002df5f772e40_0;
    %load/vec4 v000002df5f773160_0;
    %add;
    %store/vec4 v000002df5f772620_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000002df5f773200_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f773980_0, 0, 32;
    %load/vec4 v000002df5f772e40_0;
    %load/vec4 v000002df5f7726c0_0;
    %add;
    %store/vec4 v000002df5f772620_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002df5f772d00_0, 0, 3;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000002df5f773200_0;
    %load/vec4 v000002df5f773d40_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v000002df5f773200_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f773980_0, 0, 32;
    %load/vec4 v000002df5f772e40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v000002df5f772e40_0;
    %load/vec4 v000002df5f773160_0;
    %add;
    %store/vec4 v000002df5f772620_0, 0, 32;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v000002df5f773f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f772080_0, 0, 32;
    %load/vec4 v000002df5f772e40_0;
    %load/vec4 v000002df5f7726c0_0;
    %add;
    %store/vec4 v000002df5f772620_0, 0, 32;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002df5f772d00_0, 0, 3;
T_6.13 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f772940_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002df5f5cde60;
T_7 ;
    %wait E_000002df5f62d200;
    %load/vec4 v000002df5f7770e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002df5f777c20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f776320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df5f777cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002df5f777900_0;
    %store/vec4 v000002df5f777c20_0, 0, 4;
    %load/vec4 v000002df5f776140_0;
    %store/vec4 v000002df5f777cc0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002df5f5cde60;
T_8 ;
    %wait E_000002df5f62d200;
    %load/vec4 v000002df5f777c20_0;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %load/vec4 v000002df5f776320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002df5f777c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v000002df5f777180_0;
    %store/vec4 v000002df5f776e60_0, 0, 32;
    %load/vec4 v000002df5f7760a0_0;
    %store/vec4 v000002df5f777d60_0, 0, 32;
    %load/vec4 v000002df5f777b80_0;
    %store/vec4 v000002df5f7761e0_0, 0, 32;
    %load/vec4 v000002df5f776640_0;
    %store/vec4 v000002df5f7777c0_0, 0, 32;
    %load/vec4 v000002df5f777f40_0;
    %store/vec4 v000002df5f776d20_0, 0, 32;
    %load/vec4 v000002df5f776280_0;
    %store/vec4 v000002df5f776780_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v000002df5f7777c0_0;
    %load/vec4 v000002df5f777d60_0;
    %cmp/s;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v000002df5f777d60_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f7777c0_0;
    %store/vec4 v000002df5f777d60_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f7777c0_0, 0, 32;
    %load/vec4 v000002df5f776e60_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f7761e0_0;
    %store/vec4 v000002df5f776e60_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f7761e0_0, 0, 32;
T_8.13 ;
    %load/vec4 v000002df5f776780_0;
    %load/vec4 v000002df5f777d60_0;
    %cmp/s;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v000002df5f777d60_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776780_0;
    %store/vec4 v000002df5f777d60_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f776780_0, 0, 32;
    %load/vec4 v000002df5f776e60_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776d20_0;
    %store/vec4 v000002df5f776e60_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f776d20_0, 0, 32;
T_8.15 ;
    %load/vec4 v000002df5f776780_0;
    %load/vec4 v000002df5f7777c0_0;
    %cmp/s;
    %jmp/0xz  T_8.17, 5;
    %load/vec4 v000002df5f7777c0_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776780_0;
    %store/vec4 v000002df5f7777c0_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f776780_0, 0, 32;
    %load/vec4 v000002df5f7761e0_0;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776d20_0;
    %store/vec4 v000002df5f7761e0_0, 0, 32;
    %load/vec4 v000002df5f777040_0;
    %store/vec4 v000002df5f776d20_0, 0, 32;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v000002df5f776780_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f776500_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v000002df5f777d60_0;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.19, 5;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %load/vec4 v000002df5f7761e0_0;
    %load/vec4 v000002df5f776e60_0;
    %sub;
    %mul;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776e60_0;
    %load/vec4 v000002df5f777040_0;
    %load/vec4 v000002df5f7777c0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002df5f776fa0, 4, 0;
    %load/vec4 v000002df5f777cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002df5f776140_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v000002df5f777d60_0;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
T_8.20 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f776780_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.21, 5;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %load/vec4 v000002df5f776d20_0;
    %load/vec4 v000002df5f776e60_0;
    %sub;
    %mul;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f776e60_0;
    %load/vec4 v000002df5f777040_0;
    %load/vec4 v000002df5f776780_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002df5f7766e0, 4, 0;
    %load/vec4 v000002df5f777cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002df5f776140_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v000002df5f7777c0_0;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
T_8.22 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f776780_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.23, 5;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %sub;
    %load/vec4 v000002df5f776d20_0;
    %load/vec4 v000002df5f7761e0_0;
    %sub;
    %mul;
    %store/vec4 v000002df5f777040_0, 0, 32;
    %load/vec4 v000002df5f7761e0_0;
    %load/vec4 v000002df5f777040_0;
    %load/vec4 v000002df5f776780_0;
    %load/vec4 v000002df5f7777c0_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002df5f7765a0, 4, 0;
    %load/vec4 v000002df5f777cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002df5f776140_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
T_8.24 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v000002df5f776500_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000002df5f7766e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002df5f7765a0, 4;
    %cmp/s;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f772120_0, 0, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f772120_0, 0, 1;
T_8.26 ;
    %load/vec4 v000002df5f777d60_0;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v000002df5f777d60_0;
    %load/vec4 v000002df5f777cc0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v000002df5f772120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7766e0, 4;
    %store/vec4 v000002df5f776960_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f776fa0, 4;
    %store/vec4 v000002df5f776a00_0, 0, 32;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7766e0, 4;
    %store/vec4 v000002df5f776a00_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f776fa0, 4;
    %store/vec4 v000002df5f776960_0, 0, 32;
T_8.30 ;
    %load/vec4 v000002df5f777cc0_0;
    %store/vec4 v000002df5f777e00_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %store/vec4 v000002df5f777720_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f777ea0_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v000002df5f7777c0_0;
    %load/vec4 v000002df5f777cc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f776780_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %load/vec4 v000002df5f772120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7766e0, 4;
    %store/vec4 v000002df5f776960_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7765a0, 4;
    %store/vec4 v000002df5f776a00_0, 0, 32;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f777d60_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7766e0, 4;
    %store/vec4 v000002df5f776a00_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %load/vec4 v000002df5f7777c0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002df5f7765a0, 4;
    %store/vec4 v000002df5f776960_0, 0, 32;
T_8.34 ;
    %load/vec4 v000002df5f777cc0_0;
    %store/vec4 v000002df5f777e00_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %store/vec4 v000002df5f777720_0, 0, 32;
    %load/vec4 v000002df5f777cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df5f776140_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f777ea0_0, 0, 1;
    %jmp T_8.32;
T_8.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f776320_0, 0, 1;
T_8.32 ;
T_8.28 ;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f777ea0_0, 0, 1;
    %load/vec4 v000002df5f777ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002df5f777900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f777ea0_0, 0, 1;
T_8.35 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002df5f5cde60;
T_9 ;
    %wait E_000002df5f62dbc0;
    %load/vec4 v000002df5f777c20_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000002df5f776960_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v000002df5f777860_0, 0;
    %load/vec4 v000002df5f777c20_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v000002df5f777e00_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v000002df5f777360_0, 0;
    %load/vec4 v000002df5f777c20_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v000002df5f776a00_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v000002df5f776dc0_0, 0;
    %load/vec4 v000002df5f777c20_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v000002df5f777720_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v000002df5f776f00_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002df5f5f7cb0;
T_10 ;
    %wait E_000002df5f62d200;
    %load/vec4 v000002df5f63faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002df5f63e560_0;
    %load/vec4 v000002df5f63fd20_0;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000002df5f63f5a0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002df5f5b7e50;
T_11 ;
    %wait E_000002df5f62db80;
    %load/vec4 v000002df5f772b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002df5f771510_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002df5f772bc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002df5f773660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002df5f7733e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002df5f7735c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002df5f770a70_0;
    %assign/vec4 v000002df5f771510_0, 0;
    %load/vec4 v000002df5f7728a0_0;
    %assign/vec4 v000002df5f772bc0_0, 0;
    %load/vec4 v000002df5f773de0_0;
    %assign/vec4 v000002df5f773660_0, 0;
    %load/vec4 v000002df5f773020_0;
    %assign/vec4 v000002df5f7733e0_0, 0;
    %load/vec4 v000002df5f772a80_0;
    %assign/vec4 v000002df5f7735c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002df5f5b7e50;
T_12 ;
    %wait E_000002df5f62e140;
    %load/vec4 v000002df5f773a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002df5f772760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002df5f7728a0_0, 0, 10;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002df5f772bc0_0;
    %addi 1, 0, 10;
    %store/vec4 v000002df5f7728a0_0, 0, 10;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002df5f772bc0_0;
    %store/vec4 v000002df5f7728a0_0, 0, 10;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002df5f5b7e50;
T_13 ;
    %wait E_000002df5f62dc80;
    %load/vec4 v000002df5f773a20_0;
    %load/vec4 v000002df5f772760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002df5f7737a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002df5f773de0_0, 0, 10;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002df5f773660_0;
    %addi 1, 0, 10;
    %store/vec4 v000002df5f773de0_0, 0, 10;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002df5f773660_0;
    %store/vec4 v000002df5f773de0_0, 0, 10;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002df5f5f7b20;
T_14 ;
    %wait E_000002df5f62db00;
    %load/vec4 v000002df5f778830_0;
    %store/vec4 v000002df5f779870_0, 0, 32;
    %load/vec4 v000002df5f778bf0_0;
    %store/vec4 v000002df5f7799b0_0, 0, 32;
    %load/vec4 v000002df5f778e70_0;
    %store/vec4 v000002df5f779230_0, 0, 32;
    %load/vec4 v000002df5f779370_0;
    %store/vec4 v000002df5f778c90_0, 0, 32;
    %load/vec4 v000002df5f779730_0;
    %store/vec4 v000002df5f7788d0_0, 0, 32;
    %load/vec4 v000002df5f7783d0_0;
    %store/vec4 v000002df5f778150_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002df5f5f7b20;
T_15 ;
    %wait E_000002df5f62d840;
    %load/vec4 v000002df5f779410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002df5f777220_0;
    %load/vec4 v000002df5f776b40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002df5f7774a0_0, 0, 19;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002df5f778ab0_0;
    %load/vec4 v000002df5f779550_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002df5f7774a0_0, 0, 19;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002df5f5f7b20;
T_16 ;
    %wait E_000002df5f62d2c0;
    %load/vec4 v000002df5f778dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000002df5f778f10_0;
    %load/vec4 v000002df5f778f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002df5f778f10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000002df5f7779a0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002df5f5f7b20;
T_17 ;
    %load/vec4 v000002df5f7792d0_0;
    %inv;
    %store/vec4 v000002df5f7792d0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002df5f5f7b20;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f7790f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f7792d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f7772c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f777400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f779410_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f7772c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f777400_0, 0, 1;
    %delay 36000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000002df5f779b90_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f779410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df5f7786f0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f7786f0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f779410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df5f7790f0_0, 0, 1;
    %delay 2431504384, 46;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002df5f5f7b20;
T_19 ;
    %vpi_call 2 135 "$monitor", "x=%d,y=%d", v000002df5f777220_0, v000002df5f776b40_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "master_circ.v";
    "video_buffer.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
    "Vga_Sync.v";
    "filled_tris.v";
    "LINE_MODULE.v";
