---
tags:
  - "#study"
  - "#review"
cssclasses:
  - center-images
---
Actions to execute an instruction are **partitioned** into different **steps** and the processor hardware is organized as a **series of stages**. Each stage will perform one of the steps.

The benefits are the stages can *operate in parallel* as they work on different parts of different instructions. 


> [!info]
> A simple hardware design can reach an execution rate of *1 instruction per clock cycle*

 (More in [[Chapter 4]])

From DIS

[[Pipelining Instruction Execution]]

[[Advanced Pipelining Instruction Considerations]]