ENOMEM	,	V_7
rate_table	,	V_34
__iomem	,	T_2
rk3188_cpuclk_data	,	V_28
rk3188_clk_init	,	F_24
rockchip_clk_init	,	F_5
rockchip_clk_provider	,	V_1
rockchip_clk_of_add_provider	,	F_17
rockchip_pll_rate_table	,	V_33
rk3188_critical_clocks	,	V_19
pr_warn	,	F_22
rockchip_register_softrst	,	F_10
ARRAY_SIZE	,	F_9
RK2928_GLB_SRST_FST	,	V_11
ret	,	V_24
clk	,	V_20
ctx	,	V_4
rockchip_register_restart_notifier	,	F_12
"%s: rockchip clk init failed\n"	,	L_2
rockchip_clk_register_armclk	,	F_15
rk3066a_clk_branches	,	V_14
RK3188_GRF_SOC_STATUS	,	V_26
__clk_lookup	,	F_19
clk_set_parent	,	F_21
rockchip_clk_protect_critical	,	F_16
clk_get_rate	,	F_20
ROCKCHIP_SOFTRST_HIWORD_MASK	,	V_10
nb	,	V_35
__func__	,	V_6
rk3066_cpuclk_data	,	V_17
pr_err	,	F_3
clk_set_rate	,	F_23
mux_armclk_p	,	V_16
iounmap	,	F_7
np	,	V_3
RK3066_GRF_SOC_STATUS	,	V_13
rk3188a_clk_init	,	F_18
common_clk_branches	,	V_9
rockchip_clk_register_branches	,	F_8
rk3066_pll_clks	,	V_12
rockchip_pll_clock	,	V_31
device_node	,	V_2
"%s: missing clocks to reparent aclk_cpu_pre to gpll\n"	,	L_7
rk3066a_clk_init	,	F_13
"gpll"	,	L_5
ARMCLK	,	V_15
rate	,	V_23
"aclk_cpu_pre"	,	L_4
rk3066_cpuclk_rates	,	V_18
reg_base	,	V_5
CLK_NR_CLKS	,	V_8
RK2928_SOFTRST_CON	,	F_11
"armclk"	,	L_3
clk1	,	V_21
"%s: could not reparent aclk_cpu_pre to gpll\n"	,	L_6
rk3188_cpuclk_rates	,	V_29
rk3188_common_clk_init	,	F_1
i	,	V_30
"%s: could not map cru region\n"	,	L_1
rockchip_clk_register_plls	,	F_14
rk3188_pll_clks	,	V_25
pll	,	V_32
rk3188_clk_branches	,	V_27
__init	,	T_1
of_iomap	,	F_2
clk2	,	V_22
ERR_PTR	,	F_4
IS_ERR	,	F_6
