
State Machine - |sys_top|emu:emu|system:system|SVP:svp|MAS
Name MAS.MAS_IRAM_WR MAS.MAS_IRAM_RD MAS.MAS_DRAM_WR MAS.MAS_DRAM_RD MAS.MAS_ROM_RD MAS.MAS_PROM_RD MAS.MAS_IDLE 
MAS.MAS_IDLE 0 0 0 0 0 0 0 
MAS.MAS_PROM_RD 0 0 0 0 0 1 1 
MAS.MAS_ROM_RD 0 0 0 0 1 0 1 
MAS.MAS_DRAM_RD 0 0 0 1 0 0 1 
MAS.MAS_DRAM_WR 0 0 1 0 0 0 1 
MAS.MAS_IRAM_RD 0 1 0 0 0 0 1 
MAS.MAS_IRAM_WR 1 0 0 0 0 0 1 

State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
Name current_state.IDLE current_state.LOCKED current_state.WAIT_ON_LOCK 
current_state.IDLE 0 0 0 
current_state.WAIT_ON_LOCK 1 0 1 
current_state.LOCKED 1 1 0 

State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
Name current_read_state.READ_POST_WAIT current_read_state.READ current_read_state.READ_WAIT current_read_state.READ_IDLE 
current_read_state.READ_IDLE 0 0 0 0 
current_read_state.READ_WAIT 0 0 1 1 
current_read_state.READ 0 1 0 1 
current_read_state.READ_POST_WAIT 1 0 0 1 

State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
Name operation_address.CP_CURRENT_REG operation_address.BWCTRL_REG operation_address.DSM_REG operation_address.DPS_REG operation_address.C_COUNTERS_REG operation_address.M_REG operation_address.N_REG operation_address.000000 operation_address.ANY_DPRIO operation_address.VCO_REG 
operation_address.000000 0 0 0 0 0 0 0 0 0 0 
operation_address.N_REG 0 0 0 0 0 0 1 1 0 0 
operation_address.M_REG 0 0 0 0 0 1 0 1 0 0 
operation_address.C_COUNTERS_REG 0 0 0 0 1 0 0 1 0 0 
operation_address.DPS_REG 0 0 0 1 0 0 0 1 0 0 
operation_address.DSM_REG 0 0 1 0 0 0 0 1 0 0 
operation_address.BWCTRL_REG 0 1 0 0 0 0 0 1 0 0 
operation_address.CP_CURRENT_REG 1 0 0 0 0 0 0 1 0 0 
operation_address.VCO_REG 0 0 0 0 0 0 0 1 0 1 
operation_address.ANY_DPRIO 0 0 0 0 0 0 0 1 1 0 

State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
Name dprio_cur_state.DPRIO_DONE dprio_cur_state.TEN dprio_cur_state.NINE dprio_cur_state.EIGHT dprio_cur_state.SEVEN dprio_cur_state.SIX dprio_cur_state.FIVE dprio_cur_state.FOUR dprio_cur_state.THREE dprio_cur_state.TWO dprio_cur_state.ONE dprio_cur_state.DPRIO_IDLE 
dprio_cur_state.DPRIO_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 
dprio_cur_state.ONE 0 0 0 0 0 0 0 0 0 0 1 1 
dprio_cur_state.TWO 0 0 0 0 0 0 0 0 0 1 0 1 
dprio_cur_state.THREE 0 0 0 0 0 0 0 0 1 0 0 1 
dprio_cur_state.FOUR 0 0 0 0 0 0 0 1 0 0 0 1 
dprio_cur_state.FIVE 0 0 0 0 0 0 1 0 0 0 0 1 
dprio_cur_state.SIX 0 0 0 0 0 1 0 0 0 0 0 1 
dprio_cur_state.SEVEN 0 0 0 0 1 0 0 0 0 0 0 1 
dprio_cur_state.EIGHT 0 0 0 1 0 0 0 0 0 0 0 1 
dprio_cur_state.NINE 0 0 1 0 0 0 0 0 0 0 0 1 
dprio_cur_state.TEN 0 1 0 0 0 0 0 0 0 0 0 1 
dprio_cur_state.DPRIO_DONE 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
Name dps_current_state.DPS_CHANGED dps_current_state.DPS_WAIT_DPRIO_WRITING dps_current_state.DPS_WAIT_PHASE_EN dps_current_state.DPS_START dps_current_state.DPS_WAIT_PHASE_DONE dps_current_state.DPS_DONE 
dps_current_state.DPS_DONE 0 0 0 0 0 0 
dps_current_state.DPS_WAIT_PHASE_DONE 0 0 0 0 1 1 
dps_current_state.DPS_START 0 0 0 1 0 1 
dps_current_state.DPS_WAIT_PHASE_EN 0 0 1 0 0 1 
dps_current_state.DPS_WAIT_DPRIO_WRITING 0 1 0 0 0 1 
dps_current_state.DPS_CHANGED 1 0 0 0 0 1 

State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
Name dps_current_state.PHASE_DONE_LOW_0 dps_current_state.PHASE_DONE_LOW_4 dps_current_state.PHASE_DONE_LOW_3 dps_current_state.PHASE_DONE_LOW_2 dps_current_state.PHASE_DONE_LOW_1 dps_current_state.PHASE_DONE_HIGH 
dps_current_state.PHASE_DONE_HIGH 0 0 0 0 0 0 
dps_current_state.PHASE_DONE_LOW_1 0 0 0 0 1 1 
dps_current_state.PHASE_DONE_LOW_2 0 0 0 1 0 1 
dps_current_state.PHASE_DONE_LOW_3 0 0 1 0 0 1 
dps_current_state.PHASE_DONE_LOW_4 0 1 0 0 0 1 
dps_current_state.PHASE_DONE_LOW_0 1 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|STM95XXX:pier_eeprom|state
Name state.M95_WAIT state.M95_RDSR state.M95_READ state.M95_WRITE state.M95_WRSR state.M95_IDLE 
state.M95_IDLE 0 0 0 0 0 0 
state.M95_WRSR 0 0 0 0 1 1 
state.M95_WRITE 0 0 0 1 0 1 
state.M95_READ 0 0 1 0 0 1 
state.M95_RDSR 0 1 0 0 0 1 
state.M95_WAIT 1 0 0 0 0 1 

State Machine - |sys_top|ascal:ascal|avl_state
Name avl_state.sREAD avl_state.sWRITE avl_state.sIDLE 
avl_state.sIDLE 0 0 0 
avl_state.sWRITE 0 1 1 
avl_state.sREAD 1 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|DTC
Name DTC.DTC_VSRAM_RD3 DTC.DTC_VSRAM_RD2 DTC.DTC_VSRAM_RD DTC.DTC_CRAM_RD2 DTC.DTC_CRAM_RD1 DTC.DTC_CRAM_RD DTC.DTC_VRAM_RD2 DTC.DTC_VRAM_RD1 DTC.DTC_WR_END DTC.DTC_VSRAM_WR DTC.DTC_CRAM_WR DTC.DTC_VRAM_WR2 DTC.DTC_VRAM_WR1 DTC.DTC_FIFO_RD DTC.DTC_IDLE 
DTC.DTC_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
DTC.DTC_FIFO_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
DTC.DTC_VRAM_WR1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
DTC.DTC_VRAM_WR2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
DTC.DTC_CRAM_WR 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
DTC.DTC_VSRAM_WR 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
DTC.DTC_WR_END 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
DTC.DTC_VRAM_RD1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
DTC.DTC_VRAM_RD2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_CRAM_RD2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
DTC.DTC_VSRAM_RD3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|DMAC
Name DMAC.DMA_VBUS_END DMAC.DMA_VBUS_LOOP DMAC.DMA_VBUS_RD DMAC.DMA_VBUS_WAIT DMAC.DMA_VBUS_INIT DMAC.DMA_COPY_LOOP DMAC.DMA_COPY_WR2 DMAC.DMA_COPY_WR DMAC.DMA_COPY_RD2 DMAC.DMA_COPY_RD DMAC.DMA_COPY_INIT DMAC.DMA_FILL_LOOP DMAC.DMA_FILL_NEXT DMAC.DMA_FILL_WR2 DMAC.DMA_FILL_WR DMAC.DMA_FILL_VSRAM DMAC.DMA_FILL_CRAM DMAC.DMA_FILL_START DMAC.DMA_FILL_INIT DMAC.DMA_IDLE 
DMAC.DMA_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
DMAC.DMA_FILL_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
DMAC.DMA_FILL_START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
DMAC.DMA_FILL_CRAM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
DMAC.DMA_FILL_VSRAM 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
DMAC.DMA_FILL_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
DMAC.DMA_FILL_WR2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
DMAC.DMA_FILL_NEXT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
DMAC.DMA_FILL_LOOP 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_INIT 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_RD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_RD2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_WR 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_WR2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_COPY_LOOP 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_INIT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_RD 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_LOOP 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
DMAC.DMA_VBUS_END 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|SP1C
Name SP1C.SP1C_INIT SP1C.SP1C_NEXT SP1C.SP1C_SHOW SP1C.SP1C_Y_TST SP1C.SP1C_Y_RD3 SP1C.SP1C_Y_RD2 SP1C.SP1C_Y_RD SP1C.SP1C_DONE 
SP1C.SP1C_DONE 0 0 0 0 0 0 0 0 
SP1C.SP1C_Y_RD 0 0 0 0 0 0 1 1 
SP1C.SP1C_Y_RD2 0 0 0 0 0 1 0 1 
SP1C.SP1C_Y_RD3 0 0 0 0 1 0 0 1 
SP1C.SP1C_Y_TST 0 0 0 1 0 0 0 1 
SP1C.SP1C_SHOW 0 0 1 0 0 0 0 1 
SP1C.SP1C_NEXT 0 1 0 0 0 0 0 1 
SP1C.SP1C_INIT 1 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|SP2C
Name SP2C.SP2C_INIT SP2C.SP2C_NEXT SP2C.SP2C_RD SP2C.SP2C_Y_RD4 SP2C.SP2C_Y_RD3 SP2C.SP2C_Y_RD2 SP2C.SP2C_Y_RD SP2C.SP2C_DONE 
SP2C.SP2C_DONE 0 0 0 0 0 0 0 0 
SP2C.SP2C_Y_RD 0 0 0 0 0 0 1 1 
SP2C.SP2C_Y_RD2 0 0 0 0 0 1 0 1 
SP2C.SP2C_Y_RD3 0 0 0 0 1 0 0 1 
SP2C.SP2C_Y_RD4 0 0 0 1 0 0 0 1 
SP2C.SP2C_RD 0 0 1 0 0 0 0 1 
SP2C.SP2C_NEXT 0 1 0 0 0 0 0 1 
SP2C.SP2C_INIT 1 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|SP3C
Name SP3C.SP3C_INIT SP3C.SP3C_PLOT SP3C.SP3C_LOOP SP3C.SP3C_TILE_RD SP3C.SP3C_NEXT SP3C.SP3C_DONE 
SP3C.SP3C_DONE 0 0 0 0 0 0 
SP3C.SP3C_NEXT 0 0 0 0 1 1 
SP3C.SP3C_TILE_RD 0 0 0 1 0 1 
SP3C.SP3C_LOOP 0 0 1 0 0 1 
SP3C.SP3C_PLOT 0 1 0 0 0 1 
SP3C.SP3C_INIT 1 0 0 0 0 1 

State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST
Name mSetup_ST.00 mSetup_ST.10 mSetup_ST.01 
mSetup_ST.00 0 0 0 
mSetup_ST.01 1 0 1 
mSetup_ST.10 1 1 0 

State Machine - |sys_top|ascal:ascal|o_state
Name o_state.sWAITREAD o_state.sREAD o_state.sHSYNC o_state.sDISP 
o_state.sDISP 0 0 0 0 
o_state.sHSYNC 0 0 1 1 
o_state.sREAD 0 1 0 1 
o_state.sWAITREAD 1 0 0 1 

State Machine - |sys_top|mcp23009:mcp23009|state
Name state.00 state.10 state.01 
state.00 0 0 0 
state.01 1 0 1 
state.10 1 1 0 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|VMC32
Name VMC32.VMC32_SP3 VMC32.VMC32_SP2 VMC32.VMC32_BGA VMC32.VMC32_BGB VMC32.VMC32_HSC VMC32.VMC32_IDLE 
VMC32.VMC32_IDLE 0 0 0 0 0 0 
VMC32.VMC32_HSC 0 0 0 0 1 1 
VMC32.VMC32_BGB 0 0 0 1 0 1 
VMC32.VMC32_BGA 0 0 1 0 0 1 
VMC32.VMC32_SP2 0 1 0 0 0 1 
VMC32.VMC32_SP3 1 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|BGBC
Name BGBC.BGBC_INIT BGBC.BGBC_LOOP BGBC.BGBC_TILE_RD BGBC.BGBC_BASE_RD BGBC.BGBC_CALC_BASE BGBC.BGBC_CALC_Y BGBC.BGBC_GET_VSCROLL3 BGBC.BGBC_GET_VSCROLL2 BGBC.BGBC_GET_VSCROLL BGBC.BGBC_DONE 
BGBC.BGBC_DONE 0 0 0 0 0 0 0 0 0 0 
BGBC.BGBC_GET_VSCROLL 0 0 0 0 0 0 0 0 1 1 
BGBC.BGBC_GET_VSCROLL2 0 0 0 0 0 0 0 1 0 1 
BGBC.BGBC_GET_VSCROLL3 0 0 0 0 0 0 1 0 0 1 
BGBC.BGBC_CALC_Y 0 0 0 0 0 1 0 0 0 1 
BGBC.BGBC_CALC_BASE 0 0 0 0 1 0 0 0 0 1 
BGBC.BGBC_BASE_RD 0 0 0 1 0 0 0 0 0 1 
BGBC.BGBC_TILE_RD 0 0 1 0 0 0 0 0 0 1 
BGBC.BGBC_LOOP 0 1 0 0 0 0 0 0 0 1 
BGBC.BGBC_INIT 1 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|BGAC
Name BGAC.BGAC_INIT BGAC.BGAC_LOOP BGAC.BGAC_TILE_RD BGAC.BGAC_BASE_RD BGAC.BGAC_CALC_BASE BGAC.BGAC_CALC_Y BGAC.BGAC_GET_VSCROLL3 BGAC.BGAC_GET_VSCROLL2 BGAC.BGAC_GET_VSCROLL BGAC.BGAC_DONE 
BGAC.BGAC_DONE 0 0 0 0 0 0 0 0 0 0 
BGAC.BGAC_GET_VSCROLL 0 0 0 0 0 0 0 0 1 1 
BGAC.BGAC_GET_VSCROLL2 0 0 0 0 0 0 0 1 0 1 
BGAC.BGAC_GET_VSCROLL3 0 0 0 0 0 0 1 0 0 1 
BGAC.BGAC_CALC_Y 0 0 0 0 0 1 0 0 0 1 
BGAC.BGAC_CALC_BASE 0 0 0 0 1 0 0 0 0 1 
BGAC.BGAC_BASE_RD 0 0 0 1 0 0 0 0 0 1 
BGAC.BGAC_TILE_RD 0 0 1 0 0 0 0 0 0 1 
BGAC.BGAC_LOOP 0 1 0 0 0 0 0 0 0 1 
BGAC.BGAC_INIT 1 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|vdp:vdp|PIX_MODE
Name PIX_MODE.PIX_HIGHLIGHT PIX_MODE.PIX_NORMAL PIX_MODE.PIX_SHADOW 
PIX_MODE.PIX_SHADOW 0 0 0 
PIX_MODE.PIX_NORMAL 0 1 1 
PIX_MODE.PIX_HIGHLIGHT 1 0 1 

State Machine - |sys_top|emu:emu|system:system|zsrc
Name zsrc.ZSRC_Z80 
zsrc.ZSRC_MBUS 0 
zsrc.ZSRC_Z80 1 

State Machine - |sys_top|emu:emu|system:system|zstate
Name zstate.ZBUS_IDLE zstate.ZBUS_FINISH zstate.ZBUS_READ 
zstate.ZBUS_IDLE 0 0 0 
zstate.ZBUS_READ 1 0 1 
zstate.ZBUS_FINISH 1 1 0 

State Machine - |sys_top|emu:emu|system:system|msrc
Name msrc.MSRC_VDP msrc.MSRC_M68K msrc.MSRC_Z80 
msrc.MSRC_M68K 0 0 0 
msrc.MSRC_Z80 0 1 1 
msrc.MSRC_VDP 1 1 0 

State Machine - |sys_top|emu:emu|system:system|mstate
Name mstate.MBUS_Z80_PREREAD mstate.MBUS_FINISH mstate.MBUS_REFRESH mstate.MBUS_SVP_READ mstate.MBUS_ZBUS_READ mstate.MBUS_ZBUS_WS mstate.MBUS_ZBUS_PRE mstate.MBUS_SRAM_READ mstate.MBUS_JCRT_READ mstate.MBUS_IO_READ mstate.MBUS_VDP_READ mstate.MBUS_ROM_WRITE mstate.MBUS_ROM_READ mstate.MBUS_RAM_READ mstate.MBUS_SELECT mstate.MBUS_IDLE 
mstate.MBUS_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
mstate.MBUS_SELECT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
mstate.MBUS_RAM_READ 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
mstate.MBUS_ROM_READ 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
mstate.MBUS_ROM_WRITE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
mstate.MBUS_VDP_READ 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
mstate.MBUS_IO_READ 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
mstate.MBUS_JCRT_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
mstate.MBUS_SRAM_READ 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
mstate.MBUS_ZBUS_PRE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
mstate.MBUS_ZBUS_WS 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
mstate.MBUS_ZBUS_READ 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
mstate.MBUS_SVP_READ 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
mstate.MBUS_REFRESH 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
mstate.MBUS_FINISH 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
mstate.MBUS_Z80_PREREAD 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|ddram:ddram|state
Name state.11 state.10 state.01 state.00 
state.00 0 0 0 0 
state.01 0 0 1 1 
state.10 0 1 0 1 
state.11 1 0 0 1 

State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
Name state.sW6 state.sW5 state.sW4 state.sW3 state.sW2 state.sW1 state.sIDLE 
state.sIDLE 0 0 0 0 0 0 0 
state.sW1 0 0 0 0 0 1 1 
state.sW2 0 0 0 0 1 0 1 
state.sW3 0 0 0 1 0 0 1 
state.sW4 0 0 1 0 0 0 1 
state.sW5 0 1 0 0 0 0 1 
state.sW6 1 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|fx68k:M68K|tState
Name tState.T3 tState.T2 tState.T1 tState.T0 tState.T4 
tState.T0 0 0 0 0 0 
tState.T1 0 0 1 1 0 
tState.T2 0 1 0 1 0 
tState.T3 1 0 0 1 0 
tState.T4 0 0 0 1 1 

State Machine - |sys_top|emu:emu|system:system|fx68k:M68K|busArbiter:busArbiter|dmaPhase
Name dmaPhase.D2 dmaPhase.D3 dmaPhase.D_BRA dmaPhase.D_BA dmaPhase.D_BR dmaPhase.D1 dmaPhase.DIDLE dmaPhase.DRESET 
dmaPhase.DRESET 0 0 0 0 0 0 0 0 
dmaPhase.DIDLE 0 0 0 0 0 0 1 1 
dmaPhase.D1 0 0 0 0 0 1 0 1 
dmaPhase.D_BR 0 0 0 0 1 0 0 1 
dmaPhase.D_BA 0 0 0 1 0 0 0 1 
dmaPhase.D_BRA 0 0 1 0 0 0 0 1 
dmaPhase.D3 0 1 0 0 0 0 0 1 
dmaPhase.D2 1 0 0 0 0 0 0 1 

State Machine - |sys_top|emu:emu|system:system|fx68k:M68K|busControl:busControl|busPhase
Name busPhase.SRMC_RES busPhase.S6 busPhase.S4 busPhase.S2 busPhase.S0 busPhase.SIDLE busPhase.SRESET 
busPhase.SRESET 0 0 0 0 0 0 0 
busPhase.SIDLE 0 0 0 0 0 1 1 
busPhase.S0 0 0 0 0 1 0 1 
busPhase.S2 0 0 0 1 0 0 1 
busPhase.S4 0 0 1 0 0 0 1 
busPhase.S6 0 1 0 0 0 0 1 
busPhase.SRMC_RES 1 0 0 0 0 0 1 
