#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 21 14:11:30 2019
# Process ID: 10724
# Current directory: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7448 C:\Users\user\Desktop\Everyhting\College\4th Year\FYP\RISCV_Top\RISC-V.xpr
# Log file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/vivado.log
# Journal file: C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Package.vhd}}
update_compile_order -fileset sources_1
set_property library work [get_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd}}]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd}}]
update_compile_order -fileset sources_1
set_property source_mgmt_mode All [current_project]
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd}} -filesets [get_filesets *]
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -filesets [get_filesets *]
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_MEM/RISCV_MEM.srcs/sources_1/imports/new/RISCV_MEM.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd}} -filesets [get_filesets *]
update_files -from_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd}} -to_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd}} -filesets [get_filesets *]
import_files -norecurse {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_MEM/RISCV_MEM.srcs/sources_1/imports/new/RISCV_MEM.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd}}
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new
file mkdir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new}
close [ open {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instruction_memory -dir {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {instruction_memory} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/instr_mem.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {00000033} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Disable_Out_of_Range_Warnings {true} CONFIG.EN_SAFETY_CKT {false}] [get_ips instruction_memory]
generate_target {instantiation_template} [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
catch { config_ip_cache -export [get_ips -all instruction_memory] }
export_ip_user_files -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}]
launch_runs -jobs 2 instruction_memory_synth_1
wait_on_run instruction_memory_synth_1
export_simulation -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory.xci}}] -directory {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_memory -dir {c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {data_memory} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Use_RSTA_Pin {true} CONFIG.EN_SAFETY_CKT {true}] [get_ips data_memory]
generate_target {instantiation_template} [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
catch { config_ip_cache -export [get_ips -all data_memory] }
export_ip_user_files -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}]
launch_runs -jobs 2 data_memory_synth_1
wait_on_run data_memory_synth_1
export_simulation -of_objects [get_files {{c:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.srcs/sources_1/ip/data_memory/data_memory.xci}}] -directory {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Everyhting/College/4th Year/FYP/RISCV_Top/RISC-V.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
