Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 26 17:24:13 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_top_timing_summary_routed.rpt -pb uart_system_top_timing_summary_routed.pb -rpx uart_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    171         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (414)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 171 register/latch pins with no clock driven by root clock pin: UART_module/baud16_generator/en_16x_baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (414)
--------------------------------------------------
 There are 414 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.531        0.000                      0                  340        0.075        0.000                      0                  340        3.750        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.531        0.000                      0                  340        0.075        0.000                      0                  340        3.750        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.730ns (14.717%)  route 4.230ns (85.283%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y46         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     5.884 f  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=79, routed)          2.788     8.672    UART_module/receiver/current_state[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     8.796 r  UART_module/receiver/RX_FIFO_i_1/O
                         net (fo=3, routed)           0.587     9.384    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.150     9.534 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.855    10.389    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X37Y55         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482    14.964    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y55         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)       -0.289    14.920    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.396ns (45.688%)  route 2.848ns (54.312%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.665     5.427    UART_module/baud16_generator/CLK
    SLICE_X48Y48         FDCE                                         r  UART_module/baud16_generator/count_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  UART_module/baud16_generator/count_up_reg[6]/Q
                         net (fo=2, routed)           1.160     7.043    UART_module/baud16_generator/count_up_reg[6]
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  UART_module/baud16_generator/en_16x_baud_i_6/O
                         net (fo=1, routed)           0.433     7.600    UART_module/baud16_generator/en_16x_baud_i_6_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.724 r  UART_module/baud16_generator/en_16x_baud_i_2/O
                         net (fo=6, routed)           1.255     8.979    UART_module/baud16_generator/en_16x_baud_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.103 r  UART_module/baud16_generator/count_up[0]_i_3/O
                         net (fo=1, routed)           0.000     9.103    UART_module/baud16_generator/count_up[0]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.653    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.882    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.672 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.672    UART_module/baud16_generator/count_up_reg[28]_i_1_n_6
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.480    14.962    UART_module/baud16_generator/CLK
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X48Y54         FDCE (Setup_fdce_C_D)        0.062    15.269    UART_module/baud16_generator/count_up_reg[29]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.375ns (45.470%)  route 2.848ns (54.530%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.665     5.427    UART_module/baud16_generator/CLK
    SLICE_X48Y48         FDCE                                         r  UART_module/baud16_generator/count_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  UART_module/baud16_generator/count_up_reg[6]/Q
                         net (fo=2, routed)           1.160     7.043    UART_module/baud16_generator/count_up_reg[6]
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  UART_module/baud16_generator/en_16x_baud_i_6/O
                         net (fo=1, routed)           0.433     7.600    UART_module/baud16_generator/en_16x_baud_i_6_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.724 r  UART_module/baud16_generator/en_16x_baud_i_2/O
                         net (fo=6, routed)           1.255     8.979    UART_module/baud16_generator/en_16x_baud_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.103 r  UART_module/baud16_generator/count_up[0]_i_3/O
                         net (fo=1, routed)           0.000     9.103    UART_module/baud16_generator/count_up[0]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.653    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.882    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.651 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.651    UART_module/baud16_generator/count_up_reg[28]_i_1_n_4
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.480    14.962    UART_module/baud16_generator/CLK
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X48Y54         FDCE (Setup_fdce_C_D)        0.062    15.269    UART_module/baud16_generator/count_up_reg[31]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y46         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     5.884 f  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=79, routed)          2.788     8.672    UART_module/receiver/current_state[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     8.796 r  UART_module/receiver/RX_FIFO_i_1/O
                         net (fo=3, routed)           0.587     9.384    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.508 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.486     9.993    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WE
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482    14.964    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X38Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.681    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y46         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     5.884 f  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=79, routed)          2.788     8.672    UART_module/receiver/current_state[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     8.796 r  UART_module/receiver/RX_FIFO_i_1/O
                         net (fo=3, routed)           0.587     9.384    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.508 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.486     9.993    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WE
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482    14.964    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X38Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.681    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y46         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     5.884 f  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=79, routed)          2.788     8.672    UART_module/receiver/current_state[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     8.796 r  UART_module/receiver/RX_FIFO_i_1/O
                         net (fo=3, routed)           0.587     9.384    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.508 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.486     9.993    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WE
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482    14.964    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X38Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.681    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.704ns (15.422%)  route 3.861ns (84.578%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y46         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     5.884 f  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=79, routed)          2.788     8.672    UART_module/receiver/current_state[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.124     8.796 r  UART_module/receiver/RX_FIFO_i_1/O
                         net (fo=3, routed)           0.587     9.384    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.508 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.486     9.993    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WE
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482    14.964    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK
                         clock pessimism              0.280    15.244    
                         clock uncertainty           -0.035    15.209    
    SLICE_X38Y55         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    14.681    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 2.301ns (44.686%)  route 2.848ns (55.314%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.665     5.427    UART_module/baud16_generator/CLK
    SLICE_X48Y48         FDCE                                         r  UART_module/baud16_generator/count_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  UART_module/baud16_generator/count_up_reg[6]/Q
                         net (fo=2, routed)           1.160     7.043    UART_module/baud16_generator/count_up_reg[6]
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  UART_module/baud16_generator/en_16x_baud_i_6/O
                         net (fo=1, routed)           0.433     7.600    UART_module/baud16_generator/en_16x_baud_i_6_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.724 r  UART_module/baud16_generator/en_16x_baud_i_2/O
                         net (fo=6, routed)           1.255     8.979    UART_module/baud16_generator/en_16x_baud_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.103 r  UART_module/baud16_generator/count_up[0]_i_3/O
                         net (fo=1, routed)           0.000     9.103    UART_module/baud16_generator/count_up[0]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.653    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.882    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    UART_module/baud16_generator/count_up_reg[28]_i_1_n_5
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.480    14.962    UART_module/baud16_generator/CLK
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X48Y54         FDCE (Setup_fdce_C_D)        0.062    15.269    UART_module/baud16_generator/count_up_reg[30]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 2.285ns (44.514%)  route 2.848ns (55.486%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.665     5.427    UART_module/baud16_generator/CLK
    SLICE_X48Y48         FDCE                                         r  UART_module/baud16_generator/count_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  UART_module/baud16_generator/count_up_reg[6]/Q
                         net (fo=2, routed)           1.160     7.043    UART_module/baud16_generator/count_up_reg[6]
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  UART_module/baud16_generator/en_16x_baud_i_6/O
                         net (fo=1, routed)           0.433     7.600    UART_module/baud16_generator/en_16x_baud_i_6_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.724 r  UART_module/baud16_generator/en_16x_baud_i_2/O
                         net (fo=6, routed)           1.255     8.979    UART_module/baud16_generator/en_16x_baud_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.103 r  UART_module/baud16_generator/count_up[0]_i_3/O
                         net (fo=1, routed)           0.000     9.103    UART_module/baud16_generator/count_up[0]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.653    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.882    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.561 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.561    UART_module/baud16_generator/count_up_reg[28]_i_1_n_7
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.480    14.962    UART_module/baud16_generator/CLK
    SLICE_X48Y54         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X48Y54         FDCE (Setup_fdce_C_D)        0.062    15.269    UART_module/baud16_generator/count_up_reg[28]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.282ns (44.481%)  route 2.848ns (55.519%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.665     5.427    UART_module/baud16_generator/CLK
    SLICE_X48Y48         FDCE                                         r  UART_module/baud16_generator/count_up_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  UART_module/baud16_generator/count_up_reg[6]/Q
                         net (fo=2, routed)           1.160     7.043    UART_module/baud16_generator/count_up_reg[6]
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124     7.167 r  UART_module/baud16_generator/en_16x_baud_i_6/O
                         net (fo=1, routed)           0.433     7.600    UART_module/baud16_generator/en_16x_baud_i_6_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.724 r  UART_module/baud16_generator/en_16x_baud_i_2/O
                         net (fo=6, routed)           1.255     8.979    UART_module/baud16_generator/en_16x_baud_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.103 r  UART_module/baud16_generator/count_up[0]_i_3/O
                         net (fo=1, routed)           0.000     9.103    UART_module/baud16_generator/count_up[0]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.653 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.653    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.767    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.882    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.558 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.558    UART_module/baud16_generator/count_up_reg[24]_i_1_n_6
    SLICE_X48Y53         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.480    14.962    UART_module/baud16_generator/CLK
    SLICE_X48Y53         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.207    
    SLICE_X48Y53         FDCE (Setup_fdce_C_D)        0.062    15.269    UART_module/baud16_generator/count_up_reg[25]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  4.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.915%)  route 0.204ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=16, routed)          0.204     1.850    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A2
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.775    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.915%)  route 0.204ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=16, routed)          0.204     1.850    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A2
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.775    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.915%)  route 0.204ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=16, routed)          0.204     1.850    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/A2
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.775    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.915%)  route 0.204ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=16, routed)          0.204     1.850    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/A2
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.775    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART_module/baud16_generator/en_16x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.192ns (40.402%)  route 0.283ns (59.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/baud16_generator/CLK
    SLICE_X49Y48         FDRE                                         r  UART_module/baud16_generator/en_16x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  UART_module/baud16_generator/en_16x_baud_reg/Q
                         net (fo=6, routed)           0.283     1.931    UART_module/transmitter/TX_data_counter/FSM_onehot_current_state_reg[3]
    SLICE_X45Y50         LUT4 (Prop_lut4_I0_O)        0.051     1.982 r  UART_module/transmitter/TX_data_counter/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    UART_module/transmitter/TX_data_counter_n_3
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.827     2.021    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.107     1.881    UART_module/transmitter/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 UART_module/baud16_generator/en_16x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.640%)  route 0.283ns (60.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/baud16_generator/CLK
    SLICE_X49Y48         FDRE                                         r  UART_module/baud16_generator/en_16x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UART_module/baud16_generator/en_16x_baud_reg/Q
                         net (fo=6, routed)           0.283     1.931    UART_module/transmitter/TX_data_counter/FSM_onehot_current_state_reg[3]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.976 r  UART_module/transmitter/TX_data_counter/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.976    UART_module/transmitter/TX_data_counter_n_4
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.827     2.021    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.092     1.866    UART_module/transmitter/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_module/baud16_generator/count_up_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/baud16_generator/CLK
    SLICE_X48Y49         FDCE                                         r  UART_module/baud16_generator/count_up_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  UART_module/baud16_generator/count_up_reg[10]/Q
                         net (fo=2, routed)           0.134     1.781    UART_module/baud16_generator/count_up_reg[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  UART_module/baud16_generator/count_up_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    UART_module/baud16_generator/count_up_reg[12]_i_1_n_7
    SLICE_X48Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.827     2.021    UART_module/baud16_generator/CLK
    SLICE_X48Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[12]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y50         FDCE (Hold_fdce_C_D)         0.105     1.879    UART_module/baud16_generator/count_up_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X39Y56         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.156     1.802    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X42Y55         RAMD32                                       r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y55         RAMD32                                       r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.481     1.539    
    SLICE_X42Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.685    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.180%)  route 0.270ns (67.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.270     1.903    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A0
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.778    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.180%)  route 0.270ns (67.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.558     1.505    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y54         FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.270     1.903    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A0
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.778    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y47   UART_module/baud16_generator/count_up_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y49   UART_module/baud16_generator/count_up_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y49   UART_module/baud16_generator/count_up_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y50   UART_module/baud16_generator/count_up_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y50   UART_module/baud16_generator/count_up_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y50   UART_module/baud16_generator/count_up_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y50   UART_module/baud16_generator/count_up_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y51   UART_module/baud16_generator/count_up_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y51   UART_module/baud16_generator/count_up_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y56   UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           415 Endpoints
Min Delay           415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 4.645ns (45.583%)  route 5.545ns (54.417%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[0]/C
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_module/transmitter/TX_data_counter/data_i_reg[0]/Q
                         net (fo=7, routed)           1.375     1.831    UART_module/transmitter/TX_register/TxD_OBUF_inst_i_1_0[0]
    SLICE_X43Y54         LUT6 (Prop_lut6_I4_O)        0.124     1.955 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     1.955    UART_module/transmitter/TX_register/TxD_OBUF_inst_i_3_n_0
    SLICE_X43Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     2.167 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.803     2.970    UART_module/transmitter/TX_register/TxD_OBUF_inst_i_2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.269 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.367     6.636    TxD_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    10.189 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    10.189    TxD
    V10                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 1.079ns (16.190%)  route 5.583ns (83.810%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.737     6.662    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y55         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 1.079ns (16.190%)  route 5.583ns (83.810%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.737     6.662    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y55         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 1.079ns (16.190%)  route 5.583ns (83.810%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.737     6.662    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y55         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 1.079ns (16.190%)  route 5.583ns (83.810%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.737     6.662    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y55         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.079ns (16.545%)  route 5.440ns (83.455%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.594     6.519    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y57         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.079ns (16.545%)  route 5.440ns (83.455%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.594     6.519    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y57         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.079ns (16.545%)  route 5.440ns (83.455%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         3.846     4.801    UART_module/transmitter/TX_data_counter/AS[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.124     4.925 f  UART_module/transmitter/TX_data_counter/data_i[31]_i_3/O
                         net (fo=32, routed)          1.594     6.519    UART_module/transmitter/TX_data_counter/rst
    SLICE_X46Y57         FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_counter/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 0.955ns (14.798%)  route 5.496ns (85.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.496     6.450    UART_module/transmitter/TX_counter/AS[0]
    SLICE_X44Y47         FDCE                                         f  UART_module/transmitter/TX_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_counter/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 0.955ns (14.912%)  route 5.447ns (85.088%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.447     6.401    UART_module/transmitter/TX_counter/AS[0]
    SLICE_X47Y47         FDCE                                         f  UART_module/transmitter/TX_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    UART_module/transmitter/TX_data_counter/data_count[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  UART_module/transmitter/TX_data_counter/data_i[31]_i_1/O
                         net (fo=32, routed)          0.068     0.320    UART_module/transmitter/TX_data_counter/add_count
    SLICE_X43Y51         FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    UART_module/transmitter/TX_data_counter/data_count[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  UART_module/transmitter/TX_data_counter/data_i[31]_i_1/O
                         net (fo=32, routed)          0.068     0.320    UART_module/transmitter/TX_data_counter/add_count
    SLICE_X43Y51         FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    UART_module/transmitter/TX_data_counter/data_count[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  UART_module/transmitter/TX_data_counter/data_i[31]_i_1/O
                         net (fo=32, routed)          0.068     0.320    UART_module/transmitter/TX_data_counter/add_count
    SLICE_X43Y51         FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/Q
                         net (fo=4, routed)           0.066     0.207    UART_module/transmitter/TX_data_counter/data_count[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  UART_module/transmitter/TX_data_counter/data_i[31]_i_1/O
                         net (fo=32, routed)          0.068     0.320    UART_module/transmitter/TX_data_counter/add_count
    SLICE_X43Y51         FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_counter/count_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_module/transmitter/TX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDPE                         0.000     0.000 r  UART_module/transmitter/TX_counter/count_reg[0]/C
    SLICE_X45Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.143     0.284    UART_module/transmitter/TX_counter/count[0]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  UART_module/transmitter/TX_counter/ready_i_1/O
                         net (fo=1, routed)           0.000     0.329    UART_module/transmitter/TX_counter/ready_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  UART_module/transmitter/TX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.183ns (50.979%)  route 0.176ns (49.021%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.176     0.317    UART_module/receiver/RX_SIPO/Q[6]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.042     0.359 r  UART_module/receiver/RX_SIPO/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    UART_module/receiver/RX_SIPO/shift_reg[5]_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/half_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/count_reg[2]/C
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  UART_module/receiver/RX_counter/count_reg[2]/Q
                         net (fo=6, routed)           0.175     0.316    UART_module/receiver/RX_counter/count[2]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.361 r  UART_module/receiver/RX_counter/half_ready_i_1/O
                         net (fo=1, routed)           0.000     0.361    UART_module/receiver/RX_counter/half_ready1_out
    SLICE_X37Y44         FDCE                                         r  UART_module/receiver/RX_counter/half_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[0]/C
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  UART_module/transmitter/TX_data_counter/data_i_reg[0]/Q
                         net (fo=7, routed)           0.193     0.334    UART_module/transmitter/TX_data_counter/Q[0]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.045     0.379 r  UART_module/transmitter/TX_data_counter/data_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    UART_module/transmitter/TX_data_counter/data_i[0]
    SLICE_X43Y52         FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_counter/count_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_module/transmitter/TX_counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDPE                         0.000     0.000 r  UART_module/transmitter/TX_counter/count_reg[0]/C
    SLICE_X45Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  UART_module/transmitter/TX_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.201     0.342    UART_module/transmitter/TX_counter/count[0]
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.387 r  UART_module/transmitter/TX_counter/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.387    UART_module/transmitter/TX_counter/count[0]_i_1__0_n_0
    SLICE_X45Y46         FDPE                                         r  UART_module/transmitter/TX_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.254ns (65.508%)  route 0.134ns (34.492%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/count_reg[4]/C
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  UART_module/receiver/RX_counter/count_reg[4]/Q
                         net (fo=5, routed)           0.072     0.236    UART_module/receiver/RX_counter/count[4]
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.281 f  UART_module/receiver/RX_counter/half_ready_i_4/O
                         net (fo=2, routed)           0.062     0.343    UART_module/receiver/RX_counter/half_ready_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.388 r  UART_module/receiver/RX_counter/ready_i_1__0/O
                         net (fo=1, routed)           0.000     0.388    UART_module/receiver/RX_counter/ready0_out
    SLICE_X37Y44         FDCE                                         r  UART_module/receiver/RX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/TX_register/d_out_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.843ns (49.064%)  route 5.027ns (50.936%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.654     5.416    UART_module/transmitter/TX_register/CLK
    SLICE_X42Y54         FDPE                                         r  UART_module/transmitter/TX_register/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDPE (Prop_fdpe_C_Q)         0.478     5.894 r  UART_module/transmitter/TX_register/d_out_reg[4]/Q
                         net (fo=1, routed)           0.857     6.752    UART_module/transmitter/TX_register/data_internal[4]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.295     7.047 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     7.047    UART_module/transmitter/TX_register/TxD_OBUF_inst_i_4_n_0
    SLICE_X43Y54         MUXF7 (Prop_muxf7_I1_O)      0.217     7.264 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.803     8.067    UART_module/transmitter/TX_register/TxD_OBUF_inst_i_2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.366 r  UART_module/transmitter/TX_register/TxD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.367    11.733    TxD_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    15.286 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    15.286    TxD
    V10                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.580ns (13.826%)  route 3.615ns (86.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.647     9.623    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y45         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.580ns (13.826%)  route 3.615ns (86.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.647     9.623    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y45         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 0.580ns (14.314%)  route 3.472ns (85.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.504     9.480    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 0.580ns (14.314%)  route 3.472ns (85.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.504     9.480    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 0.580ns (14.314%)  route 3.472ns (85.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.504     9.480    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 0.580ns (14.314%)  route 3.472ns (85.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.504     9.480    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X42Y47         FDCE                                         r  UART_module/receiver/RX_SIPO/fill_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 0.580ns (14.369%)  route 3.457ns (85.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.488     9.465    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 0.580ns (14.369%)  route 3.457ns (85.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.488     9.465    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.037ns  (logic 0.580ns (14.369%)  route 3.457ns (85.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.666     5.428    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         1.968     7.852    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.976 r  UART_module/receiver/RX_SIPO/fill[31]_i_1/O
                         net (fo=40, routed)          1.488     9.465    UART_module/receiver/RX_SIPO/fill[31]_i_1_n_0
    SLICE_X40Y56         FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.495%)  route 0.162ns (46.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/Q
                         net (fo=36, routed)          0.162     1.809    UART_module/transmitter/TX_counter/Q[3]
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  UART_module/transmitter/TX_counter/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    UART_module/transmitter/TX_counter/count[12]_i_1__0_n_0
    SLICE_X47Y49         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.341%)  route 0.163ns (46.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/Q
                         net (fo=36, routed)          0.163     1.810    UART_module/transmitter/TX_counter/Q[3]
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  UART_module/transmitter/TX_counter/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    UART_module/transmitter/TX_counter/count[11]_i_1__0_n_0
    SLICE_X47Y49         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.157%)  route 0.171ns (47.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=111, routed)         0.171     1.818    UART_module/receiver/RX_counter/Q[2]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  UART_module/receiver/RX_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    UART_module/receiver/RX_counter/count[1]_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.028%)  route 0.186ns (49.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[5]/Q
                         net (fo=36, routed)          0.186     1.833    UART_module/transmitter/TX_counter/Q[5]
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  UART_module/transmitter/TX_counter/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    UART_module/transmitter/TX_counter/count[13]_i_1__0_n_0
    SLICE_X47Y50         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.469%)  route 0.190ns (50.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[5]/Q
                         net (fo=36, routed)          0.190     1.837    UART_module/transmitter/TX_counter/Q[5]
    SLICE_X47Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.882 r  UART_module/transmitter/TX_counter/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    UART_module/transmitter/TX_counter/count[9]_i_1__0_n_0
    SLICE_X47Y49         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.173%)  route 0.192ns (50.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         0.192     1.840    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.885 r  UART_module/receiver/RX_SIPO/baud_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    UART_module/receiver/RX_SIPO/baud_count[3]_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.658%)  route 0.196ns (51.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=111, routed)         0.196     1.844    UART_module/receiver/RX_SIPO/shift_reg_reg[0]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  UART_module/receiver/RX_SIPO/baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    UART_module/receiver/RX_SIPO/baud_count[4]_i_1_n_0
    SLICE_X38Y45         FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.990%)  route 0.210ns (53.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.560     1.507    UART_module/receiver/CLK
    SLICE_X39Y45         FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=111, routed)         0.210     1.858    UART_module/receiver/RX_counter/Q[2]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.903 r  UART_module/receiver/RX_counter/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.903    UART_module/receiver/RX_counter/count[9]_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  UART_module/receiver/RX_counter/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.762%)  route 0.212ns (53.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/Q
                         net (fo=36, routed)          0.212     1.859    UART_module/transmitter/TX_counter/Q[3]
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  UART_module/transmitter/TX_counter/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    UART_module/transmitter/TX_counter/count[17]_i_1__0_n_0
    SLICE_X45Y51         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.645%)  route 0.213ns (53.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.559     1.506    UART_module/transmitter/CLK
    SLICE_X45Y50         FDCE                                         r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  UART_module/transmitter/FSM_onehot_current_state_reg[3]/Q
                         net (fo=36, routed)          0.213     1.860    UART_module/transmitter/TX_counter/Q[3]
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  UART_module/transmitter/TX_counter/count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    UART_module/transmitter/TX_counter/count[18]_i_1__0_n_0
    SLICE_X45Y51         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/baud16_generator/count_up_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 0.955ns (14.182%)  route 5.776ns (85.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.776     6.730    UART_module/baud16_generator/AS[0]
    SLICE_X48Y47         FDCE                                         f  UART_module/baud16_generator/count_up_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.491     4.974    UART_module/baud16_generator/CLK
    SLICE_X48Y47         FDCE                                         r  UART_module/baud16_generator/count_up_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/baud16_generator/count_up_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 0.955ns (14.182%)  route 5.776ns (85.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.776     6.730    UART_module/baud16_generator/AS[0]
    SLICE_X48Y47         FDCE                                         f  UART_module/baud16_generator/count_up_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.491     4.974    UART_module/baud16_generator/CLK
    SLICE_X48Y47         FDCE                                         r  UART_module/baud16_generator/count_up_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/baud16_generator/count_up_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 0.955ns (14.182%)  route 5.776ns (85.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.776     6.730    UART_module/baud16_generator/AS[0]
    SLICE_X48Y47         FDCE                                         f  UART_module/baud16_generator/count_up_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.491     4.974    UART_module/baud16_generator/CLK
    SLICE_X48Y47         FDCE                                         r  UART_module/baud16_generator/count_up_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/baud16_generator/count_up_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 0.955ns (14.182%)  route 5.776ns (85.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=278, routed)         5.776     6.730    UART_module/baud16_generator/AS[0]
    SLICE_X48Y47         FDCE                                         f  UART_module/baud16_generator/count_up_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.491     4.974    UART_module/baud16_generator/CLK
    SLICE_X48Y47         FDCE                                         r  UART_module/baud16_generator/count_up_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.955ns (16.519%)  route 4.824ns (83.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=278, routed)         4.824     5.778    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.482     4.964    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X42Y55         FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.128     0.269    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.173%)  route 0.140ns (49.827%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.140     0.281    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/D
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.605%)  route 0.195ns (60.396%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.195     0.323    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.886%)  route 0.188ns (57.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.188     0.329    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.393%)  route 0.234ns (64.607%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.234     0.362    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.694%)  route 0.241ns (65.306%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.241     0.369    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.694%)  route 0.241ns (65.306%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.241     0.369    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.591%)  route 0.255ns (64.409%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.255     0.396    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/D
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X38Y55         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.860%)  route 0.301ns (70.140%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/C
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.301     0.429    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.826     2.020    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y56         RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK





