// Seed: 995262056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wor id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd75,
    parameter id_12 = 32'd65,
    parameter id_4  = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire _id_12;
  output wire id_11;
  inout wire _id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_8,
      id_14,
      id_11,
      id_5,
      id_5,
      id_2,
      id_14,
      id_1
  );
  input wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
  assign id_15 = id_6[id_10+:id_12];
  logic [1 : id_4] id_17 = -1;
endmodule
