Analysis & Synthesis report for epic_web_hero
Fri Nov 15 15:48:36 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated
 13. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated
 14. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "processor:my_processor|mux_2:aluex_or_setxT"
 18. Port Connectivity Checks: "processor:my_processor|mux_2:alu_or_ex"
 19. Port Connectivity Checks: "processor:my_processor|mux_2:dx_ex_mux"
 20. Port Connectivity Checks: "processor:my_processor|exception_checker:ex_chk|isEqual:addiop_eq"
 21. Port Connectivity Checks: "processor:my_processor|exception_checker:ex_chk|isEqual:opcode_eq"
 22. Port Connectivity Checks: "processor:my_processor|mux_2:curr_pc_muxx"
 23. Port Connectivity Checks: "processor:my_processor|register:old_pc_reg"
 24. Port Connectivity Checks: "processor:my_processor|dffe_ref:flush_sig_hold"
 25. Port Connectivity Checks: "processor:my_processor|mux_2:fd_stall_mux"
 26. Port Connectivity Checks: "processor:my_processor|mux_2:dx_stall_mux"
 27. Port Connectivity Checks: "processor:my_processor|mux_2:bypass_muxB2"
 28. Port Connectivity Checks: "processor:my_processor|mux_2:bypass_muxA2"
 29. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq66"
 30. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3444"
 31. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux24"
 32. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux4"
 33. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux244"
 34. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux4"
 35. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux4"
 36. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux4"
 37. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq3"
 38. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq2"
 39. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq1"
 40. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq0"
 41. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3333"
 42. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux23"
 43. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux335"
 44. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux233"
 45. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux3"
 46. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux3"
 47. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux3"
 48. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3222"
 49. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux222"
 50. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux22"
 51. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux2222"
 52. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux25"
 53. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux22"
 54. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux2"
 55. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3"
 56. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux2"
 57. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux"
 58. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux2"
 59. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux"
 60. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux"
 61. Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux"
 62. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_mw"
 63. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_xm"
 64. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_dx"
 65. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd|isEqual:div_eq"
 66. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd|isEqual:mult_eq"
 67. Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd"
 68. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_branch"
 69. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|mux_2:lt_mx"
 70. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add7"
 71. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add6"
 72. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add5"
 73. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add4"
 74. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add3"
 75. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add2"
 76. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add1"
 77. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add0"
 78. Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc"
 79. Port Connectivity Checks: "processor:my_processor|mux_2:bex_pc_mux"
 80. Port Connectivity Checks: "processor:my_processor|mux_2:next_pc_jump"
 81. Port Connectivity Checks: "processor:my_processor|mux_2:jump_location"
 82. Port Connectivity Checks: "processor:my_processor|right_shift:imm_shift"
 83. Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux3"
 84. Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux2"
 85. Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux"
 86. Port Connectivity Checks: "processor:my_processor|mux_2:readRegAMux2"
 87. Port Connectivity Checks: "processor:my_processor|mux_2:readRegAMux"
 88. Port Connectivity Checks: "processor:my_processor|mux_2:setx_mux"
 89. Port Connectivity Checks: "processor:my_processor|mux_2:writeReg_mux"
 90. Port Connectivity Checks: "processor:my_processor|stage_register:fd_register|register:register1"
 91. Port Connectivity Checks: "processor:my_processor|stage_register:fd_register"
 92. Port Connectivity Checks: "processor:my_processor|register:pc_register"
 93. Port Connectivity Checks: "processor:my_processor|mux_2:alu_branch_sub"
 94. Port Connectivity Checks: "processor:my_processor|mux_2:alu_op_mux"
 95. Port Connectivity Checks: "processor:my_processor|dffe_ref:muldiv_sig_one_cycle"
 96. Port Connectivity Checks: "processor:my_processor"
 97. Port Connectivity Checks: "imem:my_imem"
 98. Port Connectivity Checks: "laser_driver:left_glove_laser"
 99. Port Connectivity Checks: "laser_driver:right_glove_laser"
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages
103. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 15 15:48:36 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; epic_web_hero                               ;
; Top-level Entity Name              ; epic_web_hero                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; epic_web_hero      ; epic_web_hero      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; processor/stage_register.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/stage_register.v    ;         ;
; processor/right_shift16.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift16.v     ;         ;
; processor/right_shift8.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift8.v      ;         ;
; processor/right_shift4.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift4.v      ;         ;
; processor/right_shift2.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift2.v      ;         ;
; processor/right_shift1.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift1.v      ;         ;
; processor/right_shift.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v       ;         ;
; processor/register.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/register.v          ;         ;
; processor/regfile.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/regfile.v           ;         ;
; processor/processor.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v         ;         ;
; processor/not_32bit.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/not_32bit.v         ;         ;
; processor/mux_2.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/mux_2.v             ;         ;
; processor/multiplier.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multiplier.v        ;         ;
; processor/multdiv.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multdiv.v           ;         ;
; processor/isEqual.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/isEqual.v           ;         ;
; processor/inst_decoder.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/inst_decoder.v      ;         ;
; processor/imem.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/imem.v              ;         ;
; processor/full_adder.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/full_adder.v        ;         ;
; processor/exception_checker.v    ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/exception_checker.v ;         ;
; processor/dmem.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dmem.v              ;         ;
; processor/divider.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/divider.v           ;         ;
; processor/dffe_ref.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dffe_ref.v          ;         ;
; processor/bypass_control.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/bypass_control.v    ;         ;
; processor/alu.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/alu.v               ;         ;
; processor/adder_8bit.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/adder_8bit.v        ;         ;
; processor/add_subtract.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v      ;         ;
; laser_driver.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/laser_driver.v                ;         ;
; epic_web_hero.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal181.inc                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_4gc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf        ;         ;
; mif_files/empty_imem.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/mif_files/empty_imem.mif      ;         ;
; db/altsyncram_9vj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf        ;         ;
; mif_files/empty_dmem.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/mif_files/empty_dmem.mif      ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+---------------+--------------+
; |epic_web_hero             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |epic_web_hero      ; epic_web_hero ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |epic_web_hero|dmem:my_dmem ; processor/dmem.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |epic_web_hero|imem:my_imem ; processor/imem.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+-----------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                           ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------+----------------------------------------+
; processor:my_processor|multdiv:proc_md|multiplier:mult|S[0..32]                         ; Stuck at GND due to stuck port data_in ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|A[0..32]                         ; Stuck at GND due to stuck port data_in ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_11|q                           ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_10|q                           ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_9|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_8|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_7|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_6|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_5|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_4|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_3|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_2|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_1|q                            ; Lost fanout                            ;
; processor:my_processor|register:old_pc_reg|dffe_ref:dffe_0|q                            ; Lost fanout                            ;
; processor:my_processor|dffe_ref:flush_sig_hold|q                                        ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register3|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register3|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register2|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_31|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_30|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_29|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_28|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_27|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_26|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_25|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_24|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_23|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_22|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_21|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_20|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_19|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_18|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_17|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_16|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_15|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_14|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_13|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_12|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register4|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_11|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_10|q ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_9|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_8|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_7|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_6|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_5|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_4|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_3|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_2|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_1|q  ; Lost fanout                            ;
; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_0|q  ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_11|q                          ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_10|q                          ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_9|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_8|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_7|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_6|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_5|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_4|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_3|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_2|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_1|q                           ; Lost fanout                            ;
; processor:my_processor|register:pc_register|dffe_ref:dffe_0|q                           ; Lost fanout                            ;
; processor:my_processor|dffe_ref:muldiv_sig_one_cycle|q                                  ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[32..59]                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|quotient[5..27]                      ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[14..31]                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|quotient[0..4]                       ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[0..13]                  ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_neg                          ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|quotient[28..31]                     ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[60..63]                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|dividend_neg                         ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|dividend_copy[0..63]                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|Q[0..30]                             ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|exception                            ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|done                                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|count[0..5]                          ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|divider:div|busy                                 ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|real_prod[31..45]                ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|done                             ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|P[0..4]                          ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|real_prod[46..63]                ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|P[5..64]                         ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|S[33..64]                        ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|A[33..64]                        ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|count[0..5]                      ; Lost fanout                            ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|busy                             ; Lost fanout                            ;
; regfile:my_regfile|registers[31][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[31][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[31][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[30][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[30][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[29][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[29][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[28][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[28][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[27][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[27][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[26][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[26][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[25][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[25][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[24][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[24][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[23][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[23][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[22][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[22][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[21][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[21][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[20][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[20][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[19][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[19][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[18][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[18][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[17][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[17][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[16][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[16][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[15][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[15][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[14][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[14][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[13][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[13][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[12][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[12][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[11][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[11][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][31]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][30]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][29]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][28]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][27]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][26]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][25]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][24]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][23]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][22]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][21]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][20]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][19]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][18]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][17]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][16]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][15]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][14]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][13]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][12]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][11]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][10]                                                    ; Lost fanout                            ;
; regfile:my_regfile|registers[10][9]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][8]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][7]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][6]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][5]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][4]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][3]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][2]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][1]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[10][0]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[9][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[9][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[8][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[8][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[7][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[7][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[6][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[6][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[5][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[5][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[4][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[4][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[3][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[3][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[2][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[2][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[1][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[1][0]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][31]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][30]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][29]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][28]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][27]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][26]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][25]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][24]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][23]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][22]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][21]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][20]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][19]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][18]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][17]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][16]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][15]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][14]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][13]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][12]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][11]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][10]                                                     ; Lost fanout                            ;
; regfile:my_regfile|registers[0][9]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][8]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][7]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][6]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][5]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][4]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][3]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][2]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][1]                                                      ; Lost fanout                            ;
; regfile:my_regfile|registers[0][0]                                                      ; Lost fanout                            ;
; Total Number of Removed Registers = 1856                                                ;                                        ;
+-----------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                   ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+
; processor:my_processor|multdiv:proc_md|multiplier:mult|S[0]                             ; Stuck at GND              ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_5|q,  ;
;                                                                                         ; due to stuck port data_in ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_4|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_3|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_2|q,  ;
;                                                                                         ;                           ; processor:my_processor|dffe_ref:muldiv_sig_one_cycle|q,                                  ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|divider:div|done,                                 ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|done,                             ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|P[1],                             ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|P[0],                             ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|P[57],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|P[64],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[57],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[58],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[59],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[60],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[61],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[62],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[63],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|S[64],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[59],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[60],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[61],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[62],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[63],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[64],                            ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|count[0],                         ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|count[1],                         ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|count[2],                         ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|count[3],                         ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|count[4],                         ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|multiplier:mult|busy                              ;
; processor:my_processor|stage_register:mw_register|register:register3|dffe_ref:dffe_31|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_4|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_3|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_2|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_1|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_0|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_6|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_6|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_6|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_6|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_7|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_7|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_7|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_7|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_9|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_9|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_9|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_9|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_10|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_10|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_10|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_10|q  ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_11|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_11|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_11|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_11|q  ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_5|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_5|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_5|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_5|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_1|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_1|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_1|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_1|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_2|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_2|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_2|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_2|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_8|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_8|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_8|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_8|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_3|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_3|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_3|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_3|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_4|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_4|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_4|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_4|q   ;
; processor:my_processor|stage_register:mw_register|register:register1|dffe_ref:dffe_0|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register1|dffe_ref:dffe_0|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register1|dffe_ref:dffe_0|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:fd_register|register:register1|dffe_ref:dffe_0|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_31|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_31|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_31|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_30|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_30|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_30|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_29|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_29|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_29|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_28|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_28|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_28|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_27|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_27|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_27|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_15|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_15|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_15|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_21|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_21|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_21|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_20|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_20|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_20|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_19|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_19|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_19|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_18|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_18|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_18|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_17|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_17|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_17|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_16|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_16|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_16|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_14|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_14|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_14|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_13|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_13|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_13|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_12|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_12|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_12|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_11|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_11|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_11|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_10|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_10|q, ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_10|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_9|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_9|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_9|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_8|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_8|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_8|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_7|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_7|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_7|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_6|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_6|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_6|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_1|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_1|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_1|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_0|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_0|q,  ;
;                                                                                         ;                           ; processor:my_processor|stage_register:dx_register|register:register4|dffe_ref:dffe_0|q   ;
; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[59]                     ; Lost Fanouts              ; processor:my_processor|multdiv:proc_md|divider:div|divisor_copy[60],                     ;
;                                                                                         ;                           ; processor:my_processor|multdiv:proc_md|divider:div|busy                                  ;
; processor:my_processor|multdiv:proc_md|multiplier:mult|A[0]                             ; Stuck at GND              ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[57],                            ;
;                                                                                         ; due to stuck port data_in ; processor:my_processor|multdiv:proc_md|multiplier:mult|A[58]                             ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_27|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_27|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_26|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_26|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_25|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_25|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_24|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_24|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_23|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_23|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_22|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_22|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_21|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_21|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_20|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_20|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_19|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_19|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_18|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_18|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_17|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_17|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_16|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_16|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_15|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_15|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_14|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_14|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_13|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_13|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_12|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_12|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_11|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_11|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_30|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_30|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_9|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_9|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_8|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_8|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_7|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_7|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_6|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_6|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_5|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_5|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_31|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_31|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_2|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_2|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_3|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_3|q   ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_29|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_29|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_4|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_4|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_5|q  ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_5|q   ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_24|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_24|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_22|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_22|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_23|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_23|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_25|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_25|q  ;
; processor:my_processor|stage_register:mw_register|register:register4|dffe_ref:dffe_26|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register4|dffe_ref:dffe_26|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_28|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_28|q  ;
; processor:my_processor|stage_register:mw_register|register:register2|dffe_ref:dffe_10|q ; Lost Fanouts              ; processor:my_processor|stage_register:xm_register|register:register2|dffe_ref:dffe_10|q  ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------+
; Parameter Name                     ; Value                         ; Type                 ;
+------------------------------------+-------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped              ;
; OPERATION_MODE                     ; ROM                           ; Untyped              ;
; WIDTH_A                            ; 32                            ; Signed Integer       ;
; WIDTHAD_A                          ; 12                            ; Signed Integer       ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped              ;
; WIDTH_B                            ; 1                             ; Untyped              ;
; WIDTHAD_B                          ; 1                             ; Untyped              ;
; NUMWORDS_B                         ; 1                             ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped              ;
; BYTE_SIZE                          ; 8                             ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; INIT_FILE                          ; ./../mif_files/empty_imem.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_4gc1               ; Untyped              ;
+------------------------------------+-------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------+
; Parameter Name                     ; Value                         ; Type                 ;
+------------------------------------+-------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped              ;
; WIDTH_A                            ; 32                            ; Signed Integer       ;
; WIDTHAD_A                          ; 12                            ; Signed Integer       ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped              ;
; WIDTH_B                            ; 1                             ; Untyped              ;
; WIDTHAD_B                          ; 1                             ; Untyped              ;
; NUMWORDS_B                         ; 1                             ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped              ;
; BYTE_SIZE                          ; 8                             ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; INIT_FILE                          ; ./../mif_files/empty_dmem.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_9vj1               ; Untyped              ;
+------------------------------------+-------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:aluex_or_setxT"                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Warning  ; Input port expression (27 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..27]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:alu_or_ex"                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..3]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:dx_ex_mux" ;
+-------------+-------+----------+-----------------------------------+
; Port        ; Type  ; Severity ; Details                           ;
+-------------+-------+----------+-----------------------------------+
; in2[26..23] ; Input ; Info     ; Stuck at VCC                      ;
; in2[22]     ; Input ; Info     ; Stuck at GND                      ;
+-------------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|exception_checker:ex_chk|isEqual:addiop_eq" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; in1[4..3] ; Input ; Info     ; Stuck at GND                                                   ;
; in1[2]    ; Input ; Info     ; Stuck at VCC                                                   ;
; in1[1]    ; Input ; Info     ; Stuck at GND                                                   ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|exception_checker:ex_chk|isEqual:opcode_eq" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:curr_pc_muxx"                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..12]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..12]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "out[31..12]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|register:old_pc_reg"                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; w    ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "w[31..12]" will be connected to GND. ;
; w_en ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; r    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "r[31..12]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|dffe_ref:flush_sig_hold" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:fd_stall_mux" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:dx_stall_mux" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:bypass_muxB2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:bypass_muxA2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq66" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3444"                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux24"                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux4"                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux244"                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux4"                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux4"                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux4"                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq3"                                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (5 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq2"                                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (5 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq1"                                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (5 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|isEqual:eq0"                                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (5 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3333"                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux23"                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux335"                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux233"                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux3"                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux3"                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux3"                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3222"                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux222"                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux22"                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux2222"                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
; out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux25"                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux22"                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux2"                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux3"                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux2"                                                                              ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegBMux"                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux2"                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:readRegAMux"                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:setx_mux"                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|bypass_control:b_ctrl|mux_2:writeReg_mux"                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_mw"                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; control_branch_neq ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_use_imm    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_storew     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_jump       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_not_rtype  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_mult       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_div        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_xm"                                                                             ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; control_branch_neq  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_use_imm     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_data_select ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_jump        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_not_rtype   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_mult        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_div         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_dx"                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; control_write_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_storew   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd|isEqual:div_eq" ;
+-----------+-------+----------+--------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                ;
+-----------+-------+----------+--------------------------------------------------------+
; in2[2..0] ; Input ; Info     ; Stuck at VCC                                           ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                                           ;
+-----------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd|isEqual:mult_eq" ;
+-----------+-------+----------+---------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                 ;
+-----------+-------+----------+---------------------------------------------------------+
; in2[2..1] ; Input ; Info     ; Stuck at VCC                                            ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                                            ;
; in2[0]    ; Input ; Info     ; Stuck at GND                                            ;
+-----------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|inst_decoder:dec_fd"                                                                             ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; control_branch_neq  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_write_en    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_use_imm     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_data_select ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_jump        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_not_rtype   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_mult        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_div         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_branch"                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; subtract   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|mux_2:lt_mx"                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[31..1]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add7" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add6" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add5" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add4" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add3" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add2" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add1" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add0" ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                        ;
+-------+--------+----------+--------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|add_subtract:adder_pc"                                                                                                                             ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandA        ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_operandA[31..12]" will be connected to GND. ;
; data_operandA[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; data_operandA[20]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; data_operandB        ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_operandB[31..12]" will be connected to GND. ;
; subtract             ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; g_in                 ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "g_in[31..12]" will be connected to GND.          ;
; g_in[11..1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; p_in                 ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "p_in[31..12]" will be connected to GND.          ;
; p_in[20]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:bex_pc_mux"                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..12]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (27 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..27]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "out[31..12]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:next_pc_jump"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "out[31..12]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:jump_location"                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in2  ; Input ; Warning  ; Input port expression (27 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..27]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|right_shift:imm_shift"                                                                                                                                                     ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandA[14..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ctrl_shiftamt        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ctrl_shiftamt[3..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ctrl_shiftamt[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux3"                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux2"                                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:readRegBMux"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:readRegAMux2"                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..6]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:readRegAMux"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (6 bits) it drives; bit(s) "out[31..6]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:setx_mux"                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:writeReg_mux"                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|stage_register:fd_register|register:register1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; r[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|stage_register:fd_register"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; w2   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; w3   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; r2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; r3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|register:pc_register"                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; w    ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "w[31..12]" will be connected to GND. ;
; r    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "r[31..12]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:alu_branch_sub"                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2       ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2[4..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in2[27]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; out       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|mux_2:alu_op_mux"                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND. ;
; in2  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "out[31..5]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|dffe_ref:muldiv_sig_one_cycle" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor"                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pc_next        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_result     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pc_curr        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_stall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; control_flush  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bypass_xm_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bypass_aluinA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bypass_dx_regB ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; fd_inst        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dx_inst        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xm_inst        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mw_inst        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_inA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_inB        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bypass_dw_regA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bypass_dw_regB ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dmem_addr      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imem:my_imem"                                                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clken ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "laser_driver:left_glove_laser" ;
+------+--------+----------+--------------------------------+
; Port ; Type   ; Severity ; Details                        ;
+------+--------+----------+--------------------------------+
; in   ; Input  ; Info     ; Explicitly unconnected         ;
; out  ; Output ; Info     ; Explicitly unconnected         ;
+------+--------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "laser_driver:right_glove_laser" ;
+------+--------+----------+---------------------------------+
; Port ; Type   ; Severity ; Details                         ;
+------+--------+----------+---------------------------------+
; in   ; Input  ; Info     ; Explicitly unconnected          ;
; out  ; Output ; Info     ; Explicitly unconnected          ;
+------+--------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 15 15:48:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off epic_web_hero -c epic_web_hero
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processor/stage_register.v
    Info (12023): Found entity 1: stage_register File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/stage_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift16.v
    Info (12023): Found entity 1: right_shift16 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift8.v
    Info (12023): Found entity 1: right_shift8 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift4.v
    Info (12023): Found entity 1: right_shift4 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift2.v
    Info (12023): Found entity 1: right_shift2 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift1.v
    Info (12023): Found entity 1: right_shift1 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift.v
    Info (12023): Found entity 1: right_shift File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/register.v
    Info (12023): Found entity 1: register File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file processor/not_32bit.v
    Info (12023): Found entity 1: not_32bit File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/not_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/isequal.v
    Info (12023): Found entity 1: isEqual File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/isEqual.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/inst_decoder.v
    Info (12023): Found entity 1: inst_decoder File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/inst_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processor/full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/exception_checker.v
    Info (12023): Found entity 1: exception_checker File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/exception_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processor/divider.v
    Info (12023): Found entity 1: divider File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dffe_ref.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/bypass_control.v
    Info (12023): Found entity 1: bypass_control File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/bypass_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_8bit.v
    Info (12023): Found entity 1: adder_8bit File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/adder_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/add_subtract.v
    Info (12023): Found entity 1: add_subtract File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser_driver.v
    Info (12023): Found entity 1: laser_driver File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/laser_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file epic_web_hero.v
    Info (12023): Found entity 1: epic_web_hero File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at adder_8bit.v(87): created implicit net for "c8" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/adder_8bit.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(97): created implicit net for "c24_3" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(124): created implicit net for "over_w1" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(125): created implicit net for "over_w2" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(126): created implicit net for "over_w3" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(131): created implicit net for "eq_w" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 131
Info (12127): Elaborating entity "epic_web_hero" for the top level hierarchy
Info (12128): Elaborating entity "laser_driver" for hierarchy "laser_driver:right_glove_laser" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 18
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/imem.v Line: 84
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/imem.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../mif_files/empty_imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gc1.tdf
    Info (12023): Found entity 1: altsyncram_4gc1 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4gc1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dmem.v Line: 85
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./../mif_files/empty_dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vj1.tdf
    Info (12023): Found entity 1: altsyncram_9vj1 File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9vj1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 65
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 91
Info (12128): Elaborating entity "multdiv" for hierarchy "processor:my_processor|multdiv:proc_md" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 118
Info (12128): Elaborating entity "multiplier" for hierarchy "processor:my_processor|multdiv:proc_md|multiplier:mult" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multdiv.v Line: 18
Info (10264): Verilog HDL Case Statement information at multiplier.v(58): all case item expressions in this case statement are onehot File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multiplier.v Line: 58
Info (12128): Elaborating entity "divider" for hierarchy "processor:my_processor|multdiv:proc_md|divider:div" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/multdiv.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at divider.v(10): object "remainder" assigned a value but never read File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/divider.v Line: 10
Warning (10230): Verilog HDL assignment warning at divider.v(55): truncated value with size 64 to match size of target (32) File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/divider.v Line: 55
Warning (10230): Verilog HDL assignment warning at divider.v(83): truncated value with size 32 to match size of target (6) File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/divider.v Line: 83
Info (12128): Elaborating entity "dffe_ref" for hierarchy "processor:my_processor|dffe_ref:muldiv_sig_one_cycle" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 121
Info (12128): Elaborating entity "mux_2" for hierarchy "processor:my_processor|mux_2:arithmetic_out" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 125
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:proc_alu" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 141
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/alu.v Line: 25
Info (12128): Elaborating entity "register" for hierarchy "processor:my_processor|register:pc_register" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 158
Info (12128): Elaborating entity "stage_register" for hierarchy "processor:my_processor|stage_register:fd_register" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 166
Info (12128): Elaborating entity "right_shift" for hierarchy "processor:my_processor|right_shift:imm_shift" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 208
Info (12128): Elaborating entity "right_shift16" for hierarchy "processor:my_processor|right_shift:imm_shift|right_shift16:ls16" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 13
Info (12128): Elaborating entity "right_shift8" for hierarchy "processor:my_processor|right_shift:imm_shift|right_shift8:ls8" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 15
Info (12128): Elaborating entity "right_shift4" for hierarchy "processor:my_processor|right_shift:imm_shift|right_shift4:ls4" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 17
Info (12128): Elaborating entity "right_shift2" for hierarchy "processor:my_processor|right_shift:imm_shift|right_shift2:ls2" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 19
Info (12128): Elaborating entity "right_shift1" for hierarchy "processor:my_processor|right_shift:imm_shift|right_shift1:ls1" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/right_shift.v Line: 21
Info (12128): Elaborating entity "add_subtract" for hierarchy "processor:my_processor|add_subtract:adder_pc" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 235
Info (12128): Elaborating entity "adder_8bit" for hierarchy "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 111
Info (12128): Elaborating entity "full_adder" for hierarchy "processor:my_processor|add_subtract:adder_pc|adder_8bit:add0_7|full_adder:add0" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/adder_8bit.v Line: 91
Info (12128): Elaborating entity "inst_decoder" for hierarchy "processor:my_processor|inst_decoder:dec_fd" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 253
Info (12128): Elaborating entity "not_32bit" for hierarchy "processor:my_processor|inst_decoder:dec_fd|not_32bit:nop_not" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/inst_decoder.v Line: 17
Info (12128): Elaborating entity "isEqual" for hierarchy "processor:my_processor|inst_decoder:dec_fd|isEqual:mult_eq" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/inst_decoder.v Line: 35
Info (12128): Elaborating entity "bypass_control" for hierarchy "processor:my_processor|bypass_control:b_ctrl" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 288
Warning (10230): Verilog HDL assignment warning at bypass_control.v(138): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/bypass_control.v Line: 138
Warning (10230): Verilog HDL assignment warning at bypass_control.v(182): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/bypass_control.v Line: 182
Warning (10230): Verilog HDL assignment warning at bypass_control.v(186): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/bypass_control.v Line: 186
Info (12128): Elaborating entity "exception_checker" for hierarchy "processor:my_processor|exception_checker:ex_chk" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/processor.v Line: 339
Warning (12010): Port "in1" on the entity instantiation of "lt_mx" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND. File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 139
Warning (12010): Port "in2" on the entity instantiation of "lt_mx" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND. File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 139
Warning (12030): Port "out" on the entity instantiation of "lt_mx" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/processor/add_subtract.v Line: 139
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[0]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 36
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[1]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 60
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[2]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 84
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[3]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 108
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[4]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 132
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[5]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 156
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[6]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 180
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[7]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 204
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[8]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 228
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[9]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 252
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[10]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 276
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[11]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 300
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[12]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 324
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[13]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 348
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[14]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 372
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[15]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 396
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[16]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 420
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[17]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 444
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[18]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 468
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[19]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 492
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[20]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 516
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[21]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 540
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[22]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 564
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[23]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 588
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[24]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 612
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[25]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 636
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[26]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 660
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[27]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 684
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[28]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 708
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[29]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 732
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[30]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 756
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_9vj1:auto_generated|q_a[31]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_9vj1.tdf Line: 780
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[0]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 35
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[1]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 56
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[2]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 77
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[3]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 98
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[4]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 119
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[5]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 140
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[6]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 161
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[7]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 182
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[8]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 203
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[9]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 224
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[10]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 245
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[11]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 266
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[12]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 287
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[13]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 308
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[14]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 329
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[15]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 350
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[16]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 371
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[17]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 392
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[18]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 413
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[19]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 434
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[20]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 455
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[21]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 476
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[22]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 497
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[23]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 518
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[24]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 539
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[25]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 560
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[26]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 581
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[27]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 602
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[28]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 623
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[29]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 644
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[30]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 665
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_4gc1:auto_generated|q_a[31]" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/db/altsyncram_4gc1.tdf Line: 686
Warning (12241): 60 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1790 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/output_files/epic_web_hero.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 14
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/epic_web_hero.v Line: 14
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Fri Nov 15 15:48:36 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Harry/Desktop/School/ECE350/epic_web_hero/output_files/epic_web_hero.map.smsg.


