Loading plugins phase: Elapsed time ==> 0s.190ms
Initializing data phase: Elapsed time ==> 2s.460ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 -s C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * invert ()

ADD: sdb.M0065: information: Analog terminal "ADC_SAR_V.vplus" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_303)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_62.3)

ADD: sdb.M0065: information: Analog terminal "Pin_8.analog_0" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_153)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_55.1)

ADD: sdb.M0065: information: Analog terminal "Pin_7.analog_0" on TopDesign is unconnected.
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Signal: Net_302)
 * C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\TopDesign\TopDesign.cysch (Shape_54.1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.683ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.160ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
======================================================================

======================================================================
Compiling:  invert.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 03 20:25:54 2014


======================================================================
Compiling:  invert.v
Program  :   vpp
Options  :    -yv2 -q10 invert.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 03 20:25:54 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'invert.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  invert.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 03 20:25:54 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  invert.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 -verilog invert.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 03 20:25:57 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_40\B_PWM_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\codegentemp\invert.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_BUCK:Net_101\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode2_0\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_2\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_1\
	\PWM_BUCK:PWMUDB:ctrl_cmpmode1_0\
	\PWM_BUCK:PWMUDB:capt_rising\
	\PWM_BUCK:PWMUDB:capt_falling\
	\PWM_BUCK:PWMUDB:trig_rise\
	\PWM_BUCK:PWMUDB:trig_fall\
	\PWM_BUCK:PWMUDB:sc_kill\
	\PWM_BUCK:PWMUDB:km_run\
	\PWM_BUCK:PWMUDB:min_kill\
	\PWM_BUCK:PWMUDB:km_tc\
	\PWM_BUCK:PWMUDB:dith_sel\
	\PWM_BUCK:PWMUDB:compare2\
	\PWM_BUCK:Net_96\
	Net_37
	Net_38
	\PWM_BUCK:PWMUDB:MODULE_1:b_31\
	\PWM_BUCK:PWMUDB:MODULE_1:b_30\
	\PWM_BUCK:PWMUDB:MODULE_1:b_29\
	\PWM_BUCK:PWMUDB:MODULE_1:b_28\
	\PWM_BUCK:PWMUDB:MODULE_1:b_27\
	\PWM_BUCK:PWMUDB:MODULE_1:b_26\
	\PWM_BUCK:PWMUDB:MODULE_1:b_25\
	\PWM_BUCK:PWMUDB:MODULE_1:b_24\
	\PWM_BUCK:PWMUDB:MODULE_1:b_23\
	\PWM_BUCK:PWMUDB:MODULE_1:b_22\
	\PWM_BUCK:PWMUDB:MODULE_1:b_21\
	\PWM_BUCK:PWMUDB:MODULE_1:b_20\
	\PWM_BUCK:PWMUDB:MODULE_1:b_19\
	\PWM_BUCK:PWMUDB:MODULE_1:b_18\
	\PWM_BUCK:PWMUDB:MODULE_1:b_17\
	\PWM_BUCK:PWMUDB:MODULE_1:b_16\
	\PWM_BUCK:PWMUDB:MODULE_1:b_15\
	\PWM_BUCK:PWMUDB:MODULE_1:b_14\
	\PWM_BUCK:PWMUDB:MODULE_1:b_13\
	\PWM_BUCK:PWMUDB:MODULE_1:b_12\
	\PWM_BUCK:PWMUDB:MODULE_1:b_11\
	\PWM_BUCK:PWMUDB:MODULE_1:b_10\
	\PWM_BUCK:PWMUDB:MODULE_1:b_9\
	\PWM_BUCK:PWMUDB:MODULE_1:b_8\
	\PWM_BUCK:PWMUDB:MODULE_1:b_7\
	\PWM_BUCK:PWMUDB:MODULE_1:b_6\
	\PWM_BUCK:PWMUDB:MODULE_1:b_5\
	\PWM_BUCK:PWMUDB:MODULE_1:b_4\
	\PWM_BUCK:PWMUDB:MODULE_1:b_3\
	\PWM_BUCK:PWMUDB:MODULE_1:b_2\
	\PWM_BUCK:PWMUDB:MODULE_1:b_1\
	\PWM_BUCK:PWMUDB:MODULE_1:b_0\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_295
	Net_39
	Net_36
	\PWM_BUCK:Net_113\
	\PWM_BUCK:Net_107\
	\PWM_BUCK:Net_114\
	\PWM_UNFOLD_A:Net_101\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UNFOLD_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UNFOLD_A:PWMUDB:capt_rising\
	\PWM_UNFOLD_A:PWMUDB:capt_falling\
	\PWM_UNFOLD_A:PWMUDB:trig_rise\
	\PWM_UNFOLD_A:PWMUDB:trig_fall\
	\PWM_UNFOLD_A:PWMUDB:sc_kill\
	\PWM_UNFOLD_A:PWMUDB:km_run\
	\PWM_UNFOLD_A:PWMUDB:min_kill\
	\PWM_UNFOLD_A:PWMUDB:km_tc\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_2\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_1\
	\PWM_UNFOLD_A:PWMUDB:db_csaddr_0\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_23\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_22\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_21\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_20\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_19\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_18\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_17\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_16\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_15\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_14\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_13\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_12\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_11\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_10\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_9\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_8\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_7\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_6\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_5\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_4\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_3\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_1\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:b_0\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_25\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_24\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_23\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_22\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_21\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_20\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_19\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_18\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_17\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_16\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_15\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_14\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_13\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_12\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_11\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_10\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_9\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_8\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_7\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_6\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_5\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_4\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_3\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_1\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:b_0\
	sub_vi_vv_MODGEN_2_31
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_31\
	sub_vi_vv_MODGEN_2_30
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_30\
	sub_vi_vv_MODGEN_2_29
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_29\
	sub_vi_vv_MODGEN_2_28
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_28\
	sub_vi_vv_MODGEN_2_27
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_27\
	sub_vi_vv_MODGEN_2_26
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_26\
	sub_vi_vv_MODGEN_2_25
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_25\
	sub_vi_vv_MODGEN_2_24
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_24\
	sub_vi_vv_MODGEN_2_23
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_23\
	sub_vi_vv_MODGEN_2_22
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_22\
	sub_vi_vv_MODGEN_2_21
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_21\
	sub_vi_vv_MODGEN_2_20
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_20\
	sub_vi_vv_MODGEN_2_19
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_19\
	sub_vi_vv_MODGEN_2_18
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_18\
	sub_vi_vv_MODGEN_2_17
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_17\
	sub_vi_vv_MODGEN_2_16
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_16\
	sub_vi_vv_MODGEN_2_15
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_15\
	sub_vi_vv_MODGEN_2_14
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_14\
	sub_vi_vv_MODGEN_2_13
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_13\
	sub_vi_vv_MODGEN_2_12
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_12\
	sub_vi_vv_MODGEN_2_11
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_11\
	sub_vi_vv_MODGEN_2_10
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_10\
	sub_vi_vv_MODGEN_2_9
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_9\
	sub_vi_vv_MODGEN_2_8
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_8\
	sub_vi_vv_MODGEN_2_7
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_7\
	sub_vi_vv_MODGEN_2_6
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_6\
	sub_vi_vv_MODGEN_2_5
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_5\
	sub_vi_vv_MODGEN_2_4
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_4\
	sub_vi_vv_MODGEN_2_3
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_3\
	sub_vi_vv_MODGEN_2_2
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_2\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UNFOLD_A:PWMUDB:dith_sel\
	\PWM_UNFOLD_A:PWMUDB:compare2\
	\PWM_UNFOLD_A:Net_96\
	Net_135
	Net_136
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_1\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:b_0\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_143
	Net_137
	Net_134
	\PWM_UNFOLD_A:Net_113\
	\PWM_UNFOLD_A:Net_107\
	\PWM_UNFOLD_A:Net_114\
	\PWM_UNFOLD_B:Net_101\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_UNFOLD_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_UNFOLD_B:PWMUDB:capt_rising\
	\PWM_UNFOLD_B:PWMUDB:capt_falling\
	\PWM_UNFOLD_B:PWMUDB:trig_rise\
	\PWM_UNFOLD_B:PWMUDB:trig_fall\
	\PWM_UNFOLD_B:PWMUDB:sc_kill\
	\PWM_UNFOLD_B:PWMUDB:km_run\
	\PWM_UNFOLD_B:PWMUDB:min_kill\
	\PWM_UNFOLD_B:PWMUDB:km_tc\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_2\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_1\
	\PWM_UNFOLD_B:PWMUDB:db_csaddr_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_1\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:b_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_1\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:b_0\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_UNFOLD_B:PWMUDB:dith_sel\
	\PWM_UNFOLD_B:PWMUDB:compare2\
	\PWM_UNFOLD_B:Net_96\
	Net_121
	Net_122
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_1\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:b_0\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_129
	Net_123
	Net_120
	\PWM_UNFOLD_B:Net_113\
	\PWM_UNFOLD_B:Net_107\
	\PWM_UNFOLD_B:Net_114\
	\ADC_DelSig_V:Net_7\
	\ADC_DelSig_V:Net_8\

    Synthesized names
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_31\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_30\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_29\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_28\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_27\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_26\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_25\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_24\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_23\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_22\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_21\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_20\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_19\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_18\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_17\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_16\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_15\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_14\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_13\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_12\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_11\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_10\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_9\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_8\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_7\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_6\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_5\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_4\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_3\
	\PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_2\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 661 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:hwCapture\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_out\ to one
Aliasing Net_287 to zero
Aliasing \PWM_BUCK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill\ to one
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_csaddr_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:db_csaddr_1\ to zero
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:status_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\R\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_BUCK:PWMUDB:cs_addr_2\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:cs_addr_0\ to \PWM_BUCK:PWMUDB:runmode_enable\\R\
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:hwCapture\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:trig_out\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:status_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:status_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:cs_addr_2\ to \PWM_UNFOLD_A:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_A:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:hwCapture\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:trig_out\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:status_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:status_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:cs_addr_2\ to \PWM_UNFOLD_B:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_B:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing tmpOE__Pin_5_net_0 to one
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing \ADC_DelSig_V:soc\ to one
Aliasing \ADC_DelSig_V:Net_481\ to zero
Aliasing \ADC_DelSig_V:Net_482\ to zero
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:soc\ to zero
Aliasing \ADC_SAR_2:tmpOE__Bypass_net_0\ to one
Aliasing tmpOE__Pin_7_net_0 to one
Aliasing tmpOE__Pin_8_net_0 to one
Aliasing tmpOE__Pin_9_net_0 to one
Aliasing tmpOE__Pin_10_net_0 to one
Aliasing \ADC_SAR_V:vp_ctl_0\ to zero
Aliasing \ADC_SAR_V:vp_ctl_2\ to zero
Aliasing \ADC_SAR_V:vn_ctl_1\ to zero
Aliasing \ADC_SAR_V:vn_ctl_3\ to zero
Aliasing \ADC_SAR_V:vp_ctl_1\ to zero
Aliasing \ADC_SAR_V:vp_ctl_3\ to zero
Aliasing \ADC_SAR_V:vn_ctl_0\ to zero
Aliasing \ADC_SAR_V:vn_ctl_2\ to zero
Aliasing \ADC_SAR_V:soc\ to zero
Aliasing \ADC_SAR_V:tmpOE__Bypass_net_0\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to one
Aliasing \PWM_BUCK:PWMUDB:tc_reg_i\\D\ to \PWM_BUCK:PWMUDB:status_2\
Aliasing \PWM_BUCK:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_BUCK:PWMUDB:pwm_db_reg\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:pwm_reg_i\\D\ to \PWM_BUCK:PWMUDB:pwm_db\
Aliasing \PWM_BUCK:PWMUDB:prevCompare1\\D\ to \PWM_BUCK:PWMUDB:pwm_temp\
Aliasing \PWM_UNFOLD_A:PWMUDB:tc_reg_i\\D\ to \PWM_UNFOLD_A:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_A:PWMUDB:prevCompare1\\D\ to \PWM_UNFOLD_A:PWMUDB:pwm_temp\
Aliasing \PWM_UNFOLD_B:PWMUDB:tc_reg_i\\D\ to \PWM_UNFOLD_B:PWMUDB:status_2\
Aliasing \PWM_UNFOLD_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_db\
Aliasing \PWM_UNFOLD_B:PWMUDB:prevCompare1\\D\ to \PWM_UNFOLD_B:PWMUDB:pwm_temp\
Removing Rhs of wire \PWM_BUCK:PWMUDB:ctrl_enable\[13] = \PWM_BUCK:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwCapture\[27] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:hwEnable\[28] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_out\[32] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\R\[34] = zero[16]
Removing Lhs of wire Net_287[35] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\S\[36] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_enable\[37] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\[41] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\[42] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\R\[44] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\S\[45] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill\[48] = one[2]
Removing Rhs of wire \PWM_BUCK:PWMUDB:pwm_db\[50] = \PWM_BUCK:PWMUDB:pwm_i\[51]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\[57] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\[58] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\[60] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\[61] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph1_reg_i\[66] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ph2_reg_i\[67] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Rhs of wire Net_307[68] = \PWM_BUCK:PWMUDB:ph1_i\[64]
Removing Rhs of wire Net_309[69] = \PWM_BUCK:PWMUDB:ph2_i\[65]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_csaddr_2\[70] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:db_csaddr_1\[71] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_1\[106] = \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_1\[390]
Removing Lhs of wire \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_1_0\[108] = \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_0\[391]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\R\[109] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_1\\S\[110] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\R\[111] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:dith_count_0\\S\[112] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:compare1\[114] = \PWM_BUCK:PWMUDB:cmp1_less\[115]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2\[120] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_temp\[121] = \PWM_BUCK:PWMUDB:cmp1\[119]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_i\[124] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_i\[125] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_6\[130] = zero[16]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_0\[131] = \PWM_BUCK:PWMUDB:cmp1_status_reg\[132]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_1\[133] = \PWM_BUCK:PWMUDB:cmp2_status_reg\[134]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_2\[135] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Rhs of wire \PWM_BUCK:PWMUDB:status_3\[136] = \PWM_BUCK:PWMUDB:fifo_full\[137]
Removing Lhs of wire \PWM_BUCK:PWMUDB:status_4\[138] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status\[142] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\[143] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\[144] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\[145] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\[146] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\R\[147] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\S\[148] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_2\[152] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_1\[153] = \PWM_BUCK:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cs_addr_0\[154] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_23\[272] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_22\[273] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_21\[274] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_20\[275] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_19\[276] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_18\[277] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_17\[278] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_16\[279] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_15\[280] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_14\[281] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_13\[282] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_12\[283] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_11\[284] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_10\[285] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_9\[286] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_8\[287] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_7\[288] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_6\[289] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_5\[290] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_4\[291] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_3\[292] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_2\[293] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_1\[294] = \PWM_BUCK:PWMUDB:MODIN1_1\[295]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN1_1\[295] = \PWM_BUCK:PWMUDB:dith_count_1\[105]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:a_0\[296] = \PWM_BUCK:PWMUDB:MODIN1_0\[297]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODIN1_0\[297] = \PWM_BUCK:PWMUDB:dith_count_0\[107]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[429] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[430] = one[2]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[450] = \PWM_UNFOLD_A:PWMUDB:control_7\[451]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:hwCapture\[463] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:hwEnable\[464] = \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[450]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:trig_out\[468] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\R\[470] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\S\[471] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_enable\[472] = \PWM_UNFOLD_A:PWMUDB:runmode_enable\[469]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\R\[476] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\S\[477] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\R\[479] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\S\[480] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill\[483] = one[2]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_db\[485] = \PWM_UNFOLD_A:PWMUDB:pwm_i\[486]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_tc\[491] = \PWM_UNFOLD_A:PWMUDB:db_cnt_zero\[521]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\R\[492] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\S\[493] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\R\[495] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\S\[496] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ph1_reg_i\[501] = \PWM_UNFOLD_A:PWMUDB:ph1_i\[499]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ph2_reg_i\[502] = \PWM_UNFOLD_A:PWMUDB:ph2_i\[500]
Removing Rhs of wire Net_148[503] = \PWM_UNFOLD_A:PWMUDB:ph1_i\[499]
Removing Rhs of wire Net_149[504] = \PWM_UNFOLD_A:PWMUDB:ph2_i\[500]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\[508] = \PWM_UNFOLD_A:PWMUDB:dbcontrol_1\[509]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\[510] = \PWM_UNFOLD_A:PWMUDB:dbcontrol_0\[511]
Removing Rhs of wire sub_vi_vv_MODGEN_2_1[522] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_1\[687]
Removing Rhs of wire sub_vi_vv_MODGEN_2_0[524] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:d_0\[688]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\R\[525] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_1\\S\[526] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\R\[527] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:db_cnt_0\\S\[528] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_23\[569] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_22\[570] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_21\[571] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_20\[572] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_19\[573] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_18\[574] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_17\[575] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_16\[576] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_15\[577] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_14\[578] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_13\[579] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_12\[580] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_11\[581] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_10\[582] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_9\[583] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_8\[584] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_7\[585] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_6\[586] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_5\[587] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_4\[588] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_3\[589] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_2\[590] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_1\[591] = MODIN2_1[592]
Removing Rhs of wire MODIN2_1[592] = \PWM_UNFOLD_A:PWMUDB:db_cnt_1\[520]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:a_0\[593] = MODIN2_0[594]
Removing Rhs of wire MODIN2_0[594] = \PWM_UNFOLD_A:PWMUDB:db_cnt_0\[523]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[726] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[727] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_1\[729] = \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_1\[1013]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:add_vi_vv_MODGEN_3_0\[731] = \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_0\[1014]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_1\\R\[732] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_1\\S\[733] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_0\\R\[734] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:dith_count_0\\S\[735] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:compare1\[737] = \PWM_UNFOLD_A:PWMUDB:cmp1_less\[738]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2\[742] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_temp\[743] = \PWM_UNFOLD_A:PWMUDB:cmp1\[741]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm1_i\[746] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm2_i\[747] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_6\[752] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_0\[753] = \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\[754]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_1\[755] = \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\[756]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_2\[757] = \PWM_UNFOLD_A:PWMUDB:tc_i\[442]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:status_3\[758] = \PWM_UNFOLD_A:PWMUDB:fifo_full\[759]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:status_4\[760] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status\[764] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\R\[765] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\S\[766] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\R\[767] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\S\[768] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\R\[769] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\S\[770] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_2\[774] = \PWM_UNFOLD_A:PWMUDB:tc_i\[442]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_1\[775] = \PWM_UNFOLD_A:PWMUDB:runmode_enable\[469]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cs_addr_0\[776] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_23\[895] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_22\[896] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_21\[897] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_20\[898] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_19\[899] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_18\[900] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_17\[901] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_16\[902] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_15\[903] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_14\[904] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_13\[905] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_12\[906] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_11\[907] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_10\[908] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_9\[909] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_8\[910] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_7\[911] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_6\[912] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_5\[913] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_4\[914] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_3\[915] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_2\[916] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_1\[917] = \PWM_UNFOLD_A:PWMUDB:MODIN3_1\[918]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODIN3_1\[918] = \PWM_UNFOLD_A:PWMUDB:dith_count_1\[728]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:a_0\[919] = \PWM_UNFOLD_A:PWMUDB:MODIN3_0\[920]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODIN3_0\[920] = \PWM_UNFOLD_A:PWMUDB:dith_count_0\[730]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1052] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1053] = one[2]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1071] = \PWM_UNFOLD_B:PWMUDB:control_7\[1072]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:hwCapture\[1084] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:hwEnable\[1085] = \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1071]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:trig_out\[1089] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\R\[1091] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\S\[1092] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_enable\[1093] = \PWM_UNFOLD_B:PWMUDB:runmode_enable\[1090]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\R\[1097] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\S\[1098] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\R\[1100] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\S\[1101] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill\[1104] = one[2]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_db\[1106] = \PWM_UNFOLD_B:PWMUDB:pwm_i\[1107]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_tc\[1112] = \PWM_UNFOLD_B:PWMUDB:db_cnt_zero\[1142]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\R\[1113] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\S\[1114] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\R\[1116] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\S\[1117] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ph1_reg_i\[1122] = \PWM_UNFOLD_B:PWMUDB:ph1_i\[1120]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ph2_reg_i\[1123] = \PWM_UNFOLD_B:PWMUDB:ph2_i\[1121]
Removing Rhs of wire Net_150[1124] = \PWM_UNFOLD_B:PWMUDB:ph1_i\[1120]
Removing Rhs of wire Net_151[1125] = \PWM_UNFOLD_B:PWMUDB:ph2_i\[1121]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\[1129] = \PWM_UNFOLD_B:PWMUDB:dbcontrol_1\[1130]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\[1131] = \PWM_UNFOLD_B:PWMUDB:dbcontrol_0\[1132]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_1\[1143] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_1\[1308]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:sub_vi_vv_MODGEN_4_0\[1145] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_0\[1309]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\R\[1146] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_1\\S\[1147] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\R\[1148] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:db_cnt_0\\S\[1149] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_23\[1190] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_22\[1191] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_21\[1192] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_20\[1193] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_19\[1194] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_18\[1195] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_17\[1196] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_16\[1197] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_15\[1198] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_14\[1199] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_13\[1200] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_12\[1201] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_11\[1202] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_10\[1203] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_9\[1204] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_8\[1205] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_7\[1206] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_6\[1207] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_5\[1208] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_4\[1209] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_3\[1210] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_2\[1211] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_1\[1212] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN4_1\[1213]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN4_1\[1213] = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\[1141]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:a_0\[1214] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN4_0\[1215]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODIN4_0\[1215] = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\[1144]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1347] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1348] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_1\[1350] = \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_1\[1634]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:add_vi_vv_MODGEN_5_0\[1352] = \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_0\[1635]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_1\\R\[1353] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_1\\S\[1354] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_0\\R\[1355] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:dith_count_0\\S\[1356] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:compare1\[1358] = \PWM_UNFOLD_B:PWMUDB:cmp1_less\[1359]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2\[1363] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_temp\[1364] = \PWM_UNFOLD_B:PWMUDB:cmp1\[1362]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm1_i\[1367] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm2_i\[1368] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_6\[1373] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_0\[1374] = \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\[1375]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_1\[1376] = \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\[1377]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_2\[1378] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1063]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:status_3\[1379] = \PWM_UNFOLD_B:PWMUDB:fifo_full\[1380]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:status_4\[1381] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status\[1385] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\R\[1386] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\S\[1387] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\R\[1388] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\S\[1389] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\R\[1390] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\S\[1391] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_2\[1395] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1063]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_1\[1396] = \PWM_UNFOLD_B:PWMUDB:runmode_enable\[1090]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cs_addr_0\[1397] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_23\[1516] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_22\[1517] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_21\[1518] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_20\[1519] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_19\[1520] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_18\[1521] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_17\[1522] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_16\[1523] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_15\[1524] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_14\[1525] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_13\[1526] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_12\[1527] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_11\[1528] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_10\[1529] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_9\[1530] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_8\[1531] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_7\[1532] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_6\[1533] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_5\[1534] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_4\[1535] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_3\[1536] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_2\[1537] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_1\[1538] = \PWM_UNFOLD_B:PWMUDB:MODIN5_1\[1539]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODIN5_1\[1539] = \PWM_UNFOLD_B:PWMUDB:dith_count_1\[1349]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:a_0\[1540] = \PWM_UNFOLD_B:PWMUDB:MODIN5_0\[1541]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODIN5_0\[1541] = \PWM_UNFOLD_B:PWMUDB:dith_count_0\[1351]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1673] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1674] = one[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[1682] = one[2]
Removing Lhs of wire tmpOE__Pin_2_net_0[1688] = one[2]
Removing Lhs of wire tmpOE__Pin_3_net_0[1694] = one[2]
Removing Lhs of wire tmpOE__Pin_4_net_0[1700] = one[2]
Removing Lhs of wire tmpOE__Pin_5_net_0[1706] = one[2]
Removing Lhs of wire tmpOE__Pin_6_net_0[1712] = one[2]
Removing Rhs of wire \ADC_DelSig_V:aclock\[1718] = \ADC_DelSig_V:Net_438\[1751]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_3\[1719] = \ADC_DelSig_V:Net_470_3\[1752]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_2\[1720] = \ADC_DelSig_V:Net_470_2\[1753]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_1\[1721] = \ADC_DelSig_V:Net_470_1\[1754]
Removing Rhs of wire \ADC_DelSig_V:mod_dat_0\[1722] = \ADC_DelSig_V:Net_470_0\[1755]
Removing Lhs of wire \ADC_DelSig_V:soc\[1723] = one[2]
Removing Lhs of wire \ADC_DelSig_V:Net_481\[1726] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_482\[1727] = zero[16]
Removing Lhs of wire \ADC_DelSig_V:Net_488\[1730] = \ADC_DelSig_V:Net_40\[1729]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[1780] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[1781] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[1782] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[1783] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[1784] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[1785] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[1786] = zero[16]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[1787] = zero[16]
Removing Lhs of wire \ADC_SAR_2:Net_188\[1790] = \ADC_SAR_2:Net_221\[1789]
Removing Lhs of wire \ADC_SAR_2:soc\[1796] = zero[16]
Removing Lhs of wire \ADC_SAR_2:tmpOE__Bypass_net_0\[1814] = one[2]
Removing Lhs of wire tmpOE__Pin_7_net_0[1830] = one[2]
Removing Lhs of wire tmpOE__Pin_8_net_0[1837] = one[2]
Removing Lhs of wire tmpOE__Pin_9_net_0[1844] = one[2]
Removing Lhs of wire tmpOE__Pin_10_net_0[1850] = one[2]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_0\[1860] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_2\[1861] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_1\[1862] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_3\[1863] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_1\[1864] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vp_ctl_3\[1865] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_0\[1866] = zero[16]
Removing Lhs of wire \ADC_SAR_V:vn_ctl_2\[1867] = zero[16]
Removing Lhs of wire \ADC_SAR_V:Net_188\[1870] = \ADC_SAR_V:Net_221\[1869]
Removing Lhs of wire \ADC_SAR_V:soc\[1876] = zero[16]
Removing Lhs of wire \ADC_SAR_V:tmpOE__Bypass_net_0\[1894] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[1910] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[1911] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[1912] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[1913] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[1914] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[1915] = one[2]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[1916] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:tc_reg_i\\D\[1934] = \PWM_BUCK:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCapture\\D\[1935] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:trig_last\\D\[1936] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\[1939] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:min_kill_reg\\D\[1940] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_db_reg\\D\[1941] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm_reg_i\\D\[1946] = \PWM_BUCK:PWMUDB:pwm_db\[50]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm1_reg_i\\D\[1947] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:pwm2_reg_i\\D\[1948] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp1_status_reg\\D\[1949] = \PWM_BUCK:PWMUDB:cmp1_status\[141]
Removing Lhs of wire \PWM_BUCK:PWMUDB:cmp2_status_reg\\D\[1950] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_kill_reg\\D\[1951] = one[2]
Removing Lhs of wire \PWM_BUCK:PWMUDB:prevCompare1\\D\[1952] = \PWM_BUCK:PWMUDB:cmp1\[119]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:tc_reg_i\\D\[1953] = \PWM_UNFOLD_A:PWMUDB:tc_i\[442]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:prevCapture\\D\[1954] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:trig_last\\D\[1955] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\\D\[1958] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:min_kill_reg\\D\[1959] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\\D\[1960] = \PWM_UNFOLD_A:PWMUDB:pwm_db\[485]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm_reg_i\\D\[1967] = \PWM_UNFOLD_A:PWMUDB:pwm_db\[485]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\\D\[1968] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\\D\[1969] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp1_status_reg\\D\[1970] = \PWM_UNFOLD_A:PWMUDB:cmp1_status\[763]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:cmp2_status_reg\\D\[1971] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_kill_reg\\D\[1972] = one[2]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:prevCompare1\\D\[1973] = \PWM_UNFOLD_A:PWMUDB:cmp1\[741]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:tc_reg_i\\D\[1974] = \PWM_UNFOLD_B:PWMUDB:tc_i\[1063]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:prevCapture\\D\[1975] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:trig_last\\D\[1976] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\\D\[1979] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:min_kill_reg\\D\[1980] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\\D\[1981] = \PWM_UNFOLD_B:PWMUDB:pwm_db\[1106]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm_reg_i\\D\[1988] = \PWM_UNFOLD_B:PWMUDB:pwm_db\[1106]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\\D\[1989] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\\D\[1990] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp1_status_reg\\D\[1991] = \PWM_UNFOLD_B:PWMUDB:cmp1_status\[1384]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:cmp2_status_reg\\D\[1992] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_kill_reg\\D\[1993] = one[2]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:prevCompare1\\D\[1994] = \PWM_UNFOLD_B:PWMUDB:cmp1\[1362]

------------------------------------------------------
Aliased 0 equations, 392 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:cmp1\' (cost = 0):
\PWM_BUCK:PWMUDB:cmp1\ <= (\PWM_BUCK:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_BUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:cmp1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:cmp1\ <= (\PWM_UNFOLD_A:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_tc\' (cost = 56):
\PWM_UNFOLD_A:PWMUDB:db_tc\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not MODIN2_0);

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_2_0' (cost = 0):
sub_vi_vv_MODGEN_2_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UNFOLD_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_UNFOLD_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UNFOLD_A:PWMUDB:dith_count_1\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:cmp1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:cmp1\ <= (\PWM_UNFOLD_B:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_tc\' (cost = 56):
\PWM_UNFOLD_B:PWMUDB:db_tc\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_0\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_0\ <= (not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_UNFOLD_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM_UNFOLD_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_UNFOLD_B:PWMUDB:dith_count_1\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:pwm_db\' (cost = 6):
\PWM_BUCK:PWMUDB:pwm_db\ <= ((\PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_BUCK:PWMUDB:db_edge_rise\ <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_BUCK:PWMUDB:db_edge_fall\ <= ((not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_BUCK:PWMUDB:db_ph1_run\ <= (\PWM_BUCK:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_BUCK:PWMUDB:db_ph2_run\ <= (\PWM_BUCK:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:pwm_db\' (cost = 6):
\PWM_UNFOLD_A:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_UNFOLD_A:PWMUDB:db_edge_rise\ <= ((not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_UNFOLD_A:PWMUDB:db_edge_fall\ <= ((not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_UNFOLD_A:PWMUDB:db_ph1_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_UNFOLD_A:PWMUDB:db_ph2_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:db_run\' (cost = 32):
\PWM_UNFOLD_A:PWMUDB:db_run\ <= (\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_A:PWMUDB:compare1\ and \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\)
	OR \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_A:PWMUDB:compare1\));

Note:  Expanding virtual equation for 'sub_vi_vv_MODGEN_2_1' (cost = 12):
sub_vi_vv_MODGEN_2_1 <= ((MODIN2_1 and MODIN2_0)
	OR (not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_UNFOLD_A:PWMUDB:dith_count_0\ and \PWM_UNFOLD_A:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_A:PWMUDB:dith_count_1\ and \PWM_UNFOLD_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:pwm_db\' (cost = 6):
\PWM_UNFOLD_B:PWMUDB:pwm_db\ <= ((\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_UNFOLD_B:PWMUDB:db_edge_rise\ <= ((not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_edge_fall\' (cost = 4):
\PWM_UNFOLD_B:PWMUDB:db_edge_fall\ <= ((not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_ph1_run\' (cost = 5):
\PWM_UNFOLD_B:PWMUDB:db_ph1_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_ph2_run\' (cost = 7):
\PWM_UNFOLD_B:PWMUDB:db_ph2_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:db_run\' (cost = 32):
\PWM_UNFOLD_B:PWMUDB:db_run\ <= (\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR (not \PWM_UNFOLD_B:PWMUDB:compare1\ and \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\)
	OR \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ and \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ and \PWM_UNFOLD_B:PWMUDB:compare1\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_1\' (cost = 12):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:d_1\ <= ((\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and \PWM_UNFOLD_B:PWMUDB:db_cnt_0\)
	OR (not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM_UNFOLD_B:PWMUDB:dith_count_0\ and \PWM_UNFOLD_B:PWMUDB:dith_count_1\)
	OR (not \PWM_UNFOLD_B:PWMUDB:dith_count_1\ and \PWM_UNFOLD_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ and not \PWM_UNFOLD_B:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 139 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_BUCK:PWMUDB:final_capture\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM_BUCK:PWMUDB:final_capture\[155] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[400] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[410] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[420] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[697] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\[706]
Removing Rhs of wire \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[707] = \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\[716]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:final_capture\[777] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1023] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1033] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1043] = zero[16]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1318] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\[1327]
Removing Rhs of wire \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1328] = \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\[1337]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:final_capture\[1398] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1644] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1654] = zero[16]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1664] = zero[16]
Removing Lhs of wire \PWM_BUCK:PWMUDB:runmode_enable\\D\[1937] = \PWM_BUCK:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_UNFOLD_A:PWMUDB:runmode_enable\\D\[1956] = \PWM_UNFOLD_A:PWMUDB:ctrl_enable\[450]
Removing Lhs of wire \PWM_UNFOLD_B:PWMUDB:runmode_enable\\D\[1977] = \PWM_UNFOLD_B:PWMUDB:ctrl_enable\[1071]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -dcpsoc3 invert.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.288ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Monday, 03 November 2014 20:25:58
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\hoangp\Documents\GitHub\EE542\firmware\invert\invert.cydsn\invert.cyprj -d CY8C5568AXI-060 invert.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_BUCK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_BUCK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_UNFOLD_B:PWMUDB:trig_last\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_16
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=2, Signal=\ADC_SAR_2:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_V_theACLK'. Fanout=2, Signal=\ADC_SAR_V:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_V_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_V:Net_487\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_280
    Analog  Clock 2: Automatic-assigning  clock 'ADC_DelSig_V_theACLK'. Fanout=1, Signal=\ADC_DelSig_V:Net_40\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sDB3:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sDB3:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_BUCK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_UNFOLD_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_UNFOLD_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 16 pin(s) will be assigned a location by the fitter: \ADC_SAR_2:Bypass(0)\, \ADC_SAR_V:Bypass(0)\, \LCD_Char_1:LCDPort(0)\, \LCD_Char_1:LCDPort(1)\, \LCD_Char_1:LCDPort(2)\, \LCD_Char_1:LCDPort(3)\, \LCD_Char_1:LCDPort(4)\, \LCD_Char_1:LCDPort(5)\, \LCD_Char_1:LCDPort(6)\, Pin_3(0), Pin_4(0), Pin_5(0), Pin_6(0), Pin_7(0), Pin_8(0), Pin_10(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_cnt_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_cnt_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_UNFOLD_B:PWMUDB:final_kill_reg\, Duplicate of \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_UNFOLD_B:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_UNFOLD_B:PWMUDB:status_5\, Duplicate of \PWM_UNFOLD_A:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_BUCK:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_A:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_UNFOLD_B:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_307 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            analog_term => Net_200 ,
            pad => Pin_10(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_309 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_148 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_149 ,
            pad => Pin_4(0)_PAD );

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            input => Net_150 ,
            pad => Pin_5(0)_PAD );

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            input => Net_151 ,
            pad => Pin_6(0)_PAD );

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pad => Pin_7(0)_PAD );

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pad => Pin_8(0)_PAD );

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            analog_term => Net_152 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_2:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_2:Net_215\ ,
            pad => \ADC_SAR_2:Bypass(0)_PAD\ );

    Pin : Name = \ADC_SAR_V:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_V:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_V:Net_215\ ,
            pad => \ADC_SAR_V:Bypass(0)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN2_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ * !MODIN2_1 * !MODIN2_0
        );
        Output = MODIN2_0 (fanout=4)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ * !MODIN2_1 * !MODIN2_0
            + MODIN2_1 * MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=Net_148, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_148 (fanout=1)

    MacroCell: Name=Net_149, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_149 (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=Net_151, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_151 (fanout=1)

    MacroCell: Name=Net_307, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_307 (fanout=1)

    MacroCell: Name=Net_309, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_309 (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_tc\
        );
        Output = \PWM_BUCK:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * !\PWM_BUCK:PWMUDB:db_tc\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_tc\ * \PWM_BUCK:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=5)

    MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN2_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_B:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_BUCK:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_0 => \PWM_BUCK:PWMUDB:db_csaddr_0\ ,
            z0_comb => \PWM_BUCK:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_16 ,
            cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
            z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
            chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UNFOLD_A:PWMUDB:compare1\ ,
            z0_comb => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
            chain_in => \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_280 ,
            cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_UNFOLD_B:PWMUDB:compare1\ ,
            z0_comb => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
            chain_in => \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_16 ,
            status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
            status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
            status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
            status_0 => \PWM_BUCK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_280 ,
            status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
            status_3 => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
            status_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
            status_0 => \PWM_UNFOLD_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_280 ,
            status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
            status_3 => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
            status_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
            status_0 => \PWM_UNFOLD_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
            control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
            control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
            control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
            control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
            control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
            control_0 => \PWM_BUCK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_UNFOLD_A:PWMUDB:control_6\ ,
            control_5 => \PWM_UNFOLD_A:PWMUDB:control_5\ ,
            control_4 => \PWM_UNFOLD_A:PWMUDB:control_4\ ,
            control_3 => \PWM_UNFOLD_A:PWMUDB:control_3\ ,
            control_2 => \PWM_UNFOLD_A:PWMUDB:control_2\ ,
            control_1 => \PWM_UNFOLD_A:PWMUDB:control_1\ ,
            control_0 => \PWM_UNFOLD_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_UNFOLD_B:PWMUDB:control_6\ ,
            control_5 => \PWM_UNFOLD_B:PWMUDB:control_5\ ,
            control_4 => \PWM_UNFOLD_B:PWMUDB:control_4\ ,
            control_3 => \PWM_UNFOLD_B:PWMUDB:control_3\ ,
            control_2 => \PWM_UNFOLD_B:PWMUDB:control_2\ ,
            control_1 => \PWM_UNFOLD_B:PWMUDB:control_1\ ,
            control_0 => \PWM_UNFOLD_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
        PORT MAP (
            control_7 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ ,
            control_0 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_V:IRQ\
        PORT MAP (
            interrupt => Net_196 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
Analog domain clock dividers  :    3 :    1 :    4 :  75.00%
Pins                          :   22 :   48 :   70 :  31.43%
UDB Macrocells                :   34 :  158 :  192 :  17.71%
UDB Unique Pterms             :   64 :  320 :  384 :  16.67%
UDB Total Pterms              :   70 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    3 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    5 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_303" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pin_9(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_10(0)
IO_5@[IOP=(3)][IoId=(5)] : Pin_7(0)
IO_1@[IOP=(2)][IoId=(1)] : Pin_8(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_2:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_2:vRef_1024\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_V:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_V:Bypass(0)\ (SAR-ExtVref)
Log: apr.M0058: The analog placement iterative improvement is 46% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 68% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pin_9(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_10(0)
IO_5@[IOP=(3)][IoId=(5)] : Pin_7(0)
IO_1@[IOP=(2)][IoId=(1)] : Pin_8(0)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_V:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_V:DSM2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_2:Bypass(0)\ (SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_2:vRef_1024\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_V:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_V:Bypass(0)\ (SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 1s.512ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_V:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_V:Net_690\ {
    common_vssa
  }
  Net: Net_200 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_152 {
    dsm_0_vplus
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_DelSig_V:Net_580\ {
  }
  Net: \ADC_DelSig_V:Net_573\ {
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_2:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_2:Net_248\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref_1024
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: Net_303 {
  }
  Net: \ADC_SAR_V:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_V:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: AmuxNet::\ADC_DelSig_V:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_200
  agl5_x_sar_0_vplus                               -> Net_200
  agl5                                             -> Net_200
  agl5_x_p0_1                                      -> Net_200
  p0_1                                             -> Net_200
  dsm_0_vplus                                      -> Net_152
  agl1_x_dsm_0_vplus                               -> Net_152
  agl1                                             -> Net_152
  agl1_x_p6_5                                      -> Net_152
  p6_5                                             -> Net_152
  sar_0_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_2:Net_126\
  p0_4                                             -> \ADC_SAR_2:Net_215\
  p0_4_exvref                                      -> \ADC_SAR_2:Net_215\
  sar_1_vref                                       -> \ADC_SAR_2:Net_248\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_2:Net_248\
  sar_1_vref_1024                                  -> \ADC_SAR_2:Net_248\
  common_vref_1024                                 -> \ADC_SAR_2:Net_248\
  sar_0_vref_1024                                  -> \ADC_SAR_2:Net_248\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_SAR_2:Net_248\
  sar_0_vref                                       -> \ADC_SAR_2:Net_248\
  sar_1_vrefhi                                     -> \ADC_SAR_V:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_V:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_V:Net_126\
  p0_2                                             -> \ADC_SAR_V:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_V:Net_215\
  dsm_0_vminus                                     -> \ADC_DelSig_V:Net_520\
  common_vssa                                      -> \ADC_DelSig_V:Net_690\
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC_DelSig_V:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC_DelSig_V:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_V:AMux\ {
     Mouth: \ADC_DelSig_V:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_V:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_V:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.71
                   Pterms :            4.12
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 321, final cost is 321 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       7.22 :       3.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * MODIN2_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_148, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_148 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_UNFOLD_B:PWMUDB:control_6\ ,
        control_5 => \PWM_UNFOLD_B:PWMUDB:control_5\ ,
        control_4 => \PWM_UNFOLD_B:PWMUDB:control_4\ ,
        control_3 => \PWM_UNFOLD_B:PWMUDB:control_3\ ,
        control_2 => \PWM_UNFOLD_B:PWMUDB:control_2\ ,
        control_1 => \PWM_UNFOLD_B:PWMUDB:control_1\ ,
        control_0 => \PWM_UNFOLD_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\
            + \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_A:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UNFOLD_B:PWMUDB:compare1\ ,
        z0_comb => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
        chain_in => \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_280 ,
        status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
        status_3 => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
        status_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        status_0 => \PWM_UNFOLD_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_UNFOLD_A:PWMUDB:control_6\ ,
        control_5 => \PWM_UNFOLD_A:PWMUDB:control_5\ ,
        control_4 => \PWM_UNFOLD_A:PWMUDB:control_4\ ,
        control_3 => \PWM_UNFOLD_A:PWMUDB:control_3\ ,
        control_2 => \PWM_UNFOLD_A:PWMUDB:control_2\ ,
        control_1 => \PWM_UNFOLD_A:PWMUDB:control_1\ ,
        control_0 => \PWM_UNFOLD_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ * !MODIN2_1 * !MODIN2_0
            + MODIN2_1 * MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_149, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
        );
        Output = Net_149 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_0, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1
            + !\PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + \PWM_UNFOLD_A:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0 * 
              \PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_1 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\ * MODIN2_0 * 
              !\PWM_UNFOLD_A:PWMUDB:compare1\
            + !\PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ * !MODIN2_1 * !MODIN2_0
        );
        Output = MODIN2_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_UNFOLD_A:PWMUDB:compare1\ ,
        z0_comb => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_UNFOLD_A:PWMUDB:status_3\ ,
        chain_in => \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_UNFOLD_A:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_UNFOLD_A:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\
            + !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * \PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
            + !\PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_1\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_cnt_0\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_0 => \PWM_BUCK:PWMUDB:db_csaddr_0\ ,
        z0_comb => \PWM_BUCK:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\
    PORT MAP (
        control_7 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_UNFOLD_B:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_1\ ,
        control_0 => \PWM_UNFOLD_B:PWMUDB:db_cnt_load_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_UNFOLD_A:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_UNFOLD_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_280) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:compare1\ * 
              !\PWM_UNFOLD_B:PWMUDB:prevCompare1\
        );
        Output = \PWM_UNFOLD_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_UNFOLD_A:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_UNFOLD_A:PWMUDB:final_kill_reg\
        );
        Output = \PWM_UNFOLD_A:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_B:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_280 ,
        status_5 => \PWM_UNFOLD_A:PWMUDB:status_5\ ,
        status_3 => \PWM_UNFOLD_B:PWMUDB:status_3\ ,
        status_2 => \PWM_UNFOLD_B:PWMUDB:tc_i\ ,
        status_0 => \PWM_UNFOLD_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\ * 
              \PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_BUCK:PWMUDB:final_kill_reg\
        );
        Output = \PWM_BUCK:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_BUCK:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_151, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_UNFOLD_B:PWMUDB:ctrl_enable\ * 
              !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\
            + !\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\ * 
              !\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_UNFOLD_B:PWMUDB:compare1\
        );
        Output = Net_151 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_280 ,
        cs_addr_2 => \PWM_UNFOLD_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_UNFOLD_A:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_tc\
        );
        Output = \PWM_BUCK:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_BUCK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\
        );
        Output = \PWM_BUCK:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\
            + \PWM_BUCK:PWMUDB:pwm_db_reg\ * !\PWM_BUCK:PWMUDB:compare1\
            + !\PWM_BUCK:PWMUDB:db_tc\ * \PWM_BUCK:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:pwm_db_reg\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_307, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * \PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph1_run_temp\ * \PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_307 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_BUCK:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_BUCK:PWMUDB:control_6\ ,
        control_5 => \PWM_BUCK:PWMUDB:control_5\ ,
        control_4 => \PWM_BUCK:PWMUDB:control_4\ ,
        control_3 => \PWM_BUCK:PWMUDB:control_3\ ,
        control_2 => \PWM_BUCK:PWMUDB:control_2\ ,
        control_1 => \PWM_BUCK:PWMUDB:control_1\ ,
        control_0 => \PWM_BUCK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_BUCK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\ * !\PWM_BUCK:PWMUDB:prevCompare1\
        );
        Output = \PWM_BUCK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              \PWM_BUCK:PWMUDB:compare1\
            + \PWM_BUCK:PWMUDB:db_ph1_run_temp\ * !\PWM_BUCK:PWMUDB:db_tc\
        );
        Output = \PWM_BUCK:PWMUDB:db_ph1_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_309, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_BUCK:PWMUDB:ctrl_enable\ * !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\
            + !\PWM_BUCK:PWMUDB:pwm_db_reg\ * 
              !\PWM_BUCK:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_BUCK:PWMUDB:compare1\
        );
        Output = Net_309 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_BUCK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_BUCK:PWMUDB:compare1\
        );
        Output = \PWM_BUCK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_16 ,
        cs_addr_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_BUCK:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_BUCK:PWMUDB:compare1\ ,
        z0_comb => \PWM_BUCK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_BUCK:PWMUDB:status_3\ ,
        chain_in => \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_16 ,
        status_5 => \PWM_BUCK:PWMUDB:status_5\ ,
        status_3 => \PWM_BUCK:PWMUDB:status_3\ ,
        status_2 => \PWM_BUCK:PWMUDB:tc_i\ ,
        status_0 => \PWM_BUCK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_V:IRQ\
        PORT MAP (
            interrupt => Net_196 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_V:IRQ\
        PORT MAP (
            interrupt => Net_186 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_149 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        analog_term => Net_200 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_V:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_V:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_V:Net_215\ ,
        pad => \ADC_SAR_V:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        input => Net_151 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_2:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_2:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_2:Net_215\ ,
        pad => \ADC_SAR_2:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        input => Net_150 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_148 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_309 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_307 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        analog_term => Net_152 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_16 ,
            dclk_0 => Net_16_local ,
            aclk_glb_0 => \ADC_SAR_2:Net_221\ ,
            aclk_0 => \ADC_SAR_2:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_2:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_2:Net_221_adig_local\ ,
            aclk_glb_1 => \ADC_SAR_V:Net_221\ ,
            aclk_1 => \ADC_SAR_V:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_V:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_V:Net_221_adig_local\ ,
            dclk_glb_1 => \ADC_DelSig_V:Net_487\ ,
            dclk_1 => \ADC_DelSig_V:Net_487_local\ ,
            dclk_glb_2 => Net_280 ,
            dclk_2 => Net_280_local ,
            aclk_glb_2 => \ADC_DelSig_V:Net_40\ ,
            aclk_2 => \ADC_DelSig_V:Net_40_local\ ,
            clk_a_dig_glb_2 => \ADC_DelSig_V:Net_40_adig\ ,
            clk_a_dig_2 => \ADC_DelSig_V:Net_40_adig_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_V:DSM2\
        PORT MAP (
            aclock => \ADC_DelSig_V:Net_40\ ,
            vplus => Net_152 ,
            vminus => \ADC_DelSig_V:Net_520\ ,
            reset_dec => \ADC_DelSig_V:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_V:Net_487_local\ ,
            ext_pin_1 => \ADC_DelSig_V:Net_580\ ,
            ext_pin_2 => \ADC_DelSig_V:Net_573\ ,
            dec_clock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_V:Net_5_7\ ,
            dout_udb_6 => \ADC_DelSig_V:Net_5_6\ ,
            dout_udb_5 => \ADC_DelSig_V:Net_5_5\ ,
            dout_udb_4 => \ADC_DelSig_V:Net_5_4\ ,
            dout_udb_3 => \ADC_DelSig_V:Net_5_3\ ,
            dout_udb_2 => \ADC_DelSig_V:Net_5_2\ ,
            dout_udb_1 => \ADC_DelSig_V:Net_5_1\ ,
            dout_udb_0 => \ADC_DelSig_V:Net_5_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 9
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_V:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_V:aclock\ ,
            mod_dat_3 => \ADC_DelSig_V:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_V:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_V:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_V:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_V:mod_reset\ ,
            interrupt => Net_186 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_2:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_2:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_V:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig_V:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_200 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_215\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_2:Net_248\ ,
            clock => \ADC_SAR_2:Net_221\ ,
            pump_clock => \ADC_SAR_2:Net_221\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_206 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_203 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_V:ADC_SAR\
        PORT MAP (
            vplus => Net_303 ,
            vminus => \ADC_SAR_V:Net_126\ ,
            ext_pin => \ADC_SAR_V:Net_215\ ,
            vrefhi_out => \ADC_SAR_V:Net_126\ ,
            vref => \ADC_SAR_2:Net_248\ ,
            clock => \ADC_SAR_V:Net_221\ ,
            pump_clock => \ADC_SAR_V:Net_221\ ,
            irq => \ADC_SAR_V:Net_252\ ,
            next => Net_199 ,
            data_out_udb_11 => \ADC_SAR_V:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_V:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_V:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_V:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_V:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_V:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_V:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_V:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_V:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_V:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_V:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_V:Net_207_0\ ,
            eof_udb => Net_196 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_V:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_V:Net_690\ ,
            muxin_0 => \ADC_DelSig_V:Net_690\ ,
            vout => \ADC_DelSig_V:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |                Pin_4(0) | In(Net_149)
     |   1 |       |      NONE |      HI_Z_ANALOG |               Pin_10(0) | Analog(Net_200)
     |   2 |       |      NONE |      HI_Z_ANALOG |   \ADC_SAR_V:Bypass(0)\ | Analog(\ADC_SAR_V:Net_215\)
     |   3 |       |      NONE |         CMOS_OUT |                Pin_6(0) | In(Net_151)
     |   4 |       |      NONE |      HI_Z_ANALOG |   \ADC_SAR_2:Bypass(0)\ | Analog(\ADC_SAR_2:Net_215\)
     |   5 |       |      NONE |         CMOS_OUT |                Pin_5(0) | In(Net_150)
     |   6 |       |      NONE |         CMOS_OUT |                Pin_3(0) | In(Net_148)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |                Pin_2(0) | In(Net_309)
     |   6 |     * |      NONE |         CMOS_OUT |                Pin_1(0) | In(Net_307)
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   2 |   1 |       |      NONE |      HI_Z_ANALOG |                Pin_7(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   3 |   0 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   4 |   3 |       |      NONE |      HI_Z_ANALOG |                Pin_8(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------------------
   6 |   5 |     * |      NONE |      HI_Z_ANALOG |                Pin_9(0) | Analog(Net_152)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named Pin_6(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
Info: plm.M0038: The pin named \LCD_Char_1:LCDPort(2)\ at location P3[2] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 2s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in invert_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.550ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.227ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.029ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.079ms
API generation phase: Elapsed time ==> 1s.390ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.002ms
