xload _0_0std_0_0cells_0_0LATCHINV
box 0 0 84 100
label prboundary
box 69 23 72 25
paint ndiffusion
box 70 24 70 24
label "#10" right ndiffusion
box 69 55 72 57
paint pdiffusion
box 70 56 70 56
label "_q" right pdiffusion
box 67 23 69 25
paint ndiffusion
box 68 24 68 24
label "#10" right ndiffusion
box 63 43 66 45
paint polysilicon
box 64 44 64 44
label "_clk" right polysilicon
box 67 55 69 57
paint pdiffusion
box 68 56 68 56
label "_q" right pdiffusion
box 66 22 72 23
paint ndiffusion
box 67 23 67 23
label "#10" right ndiffusion
box 66 23 67 25
paint ndiffusion
box 67 24 67 24
label "#10" right ndiffusion
box 66 25 72 32
paint ndiffusion
box 67 26 67 26
label "#10" right ndiffusion
box 62 29 64 31
paint ndiffusion
box 63 30 63 30
label "_q" right ndiffusion
box 64 32 66 42
paint polysilicon
box 65 33 65 33
label "_clk" right polysilicon
box 61 43 63 45
paint polysilicon
box 62 44 62 44
label "_clk" right polysilicon
box 64 46 66 48
paint polysilicon
box 65 47 65 47
label "_clk" right polysilicon
box 66 48 72 55
paint pdiffusion
box 67 49 67 49
label "_q" right pdiffusion
box 66 55 67 57
paint pdiffusion
box 67 56 67 56
label "_q" right pdiffusion
box 66 57 72 68
paint pdiffusion
box 67 58 67 58
label "_q" right pdiffusion
box 61 65 64 67
paint pdiffusion
box 62 66 62 66
label "#7" right pdiffusion
box 64 22 66 32
paint ntransistor
box 65 23 65 23
label "_clk" right ntransistor
box 60 29 62 31
paint ndiffusion
box 61 30 61 30
label "_q" right ndiffusion
box 60 42 66 43
paint polysilicon
box 61 43 61 43
label "_clk" right polysilicon
box 60 43 61 45
paint polysilicon
box 61 44 61 44
label "_clk" right polysilicon
box 60 45 66 46
paint polysilicon
box 61 46 61 46
label "_clk" right polysilicon
box 64 48 66 68
paint ptransistor
box 65 49 65 49
label "_clk" right ptransistor
box 59 65 61 67
paint pdiffusion
box 60 66 60 66
label "#7" right pdiffusion
box 64 68 66 71
paint polysilicon
box 65 69 65 69
label "_clk" right polysilicon
box 58 22 64 29
paint ndiffusion
box 59 23 59 23
label "_q" right ndiffusion
box 53 23 54 25
paint ndiffusion
box 54 24 54 24
label "#10" right ndiffusion
box 58 29 60 31
paint ndiffusion
box 59 30 59 30
label "_q" right ndiffusion
box 58 31 64 32
paint ndiffusion
box 59 32 59 32
label "_q" right ndiffusion
box 58 48 64 65
paint pdiffusion
box 59 49 59 49
label "#7" right pdiffusion
box 58 65 59 67
paint pdiffusion
box 59 66 59 66
label "#7" right pdiffusion
box 58 67 64 68
paint pdiffusion
box 59 68 59 68
label "#7" right pdiffusion
box 52 55 54 57
paint pdiffusion
box 53 56 53 56
label "Vdd" right pdiffusion
box 51 23 53 25
paint ndiffusion
box 52 24 52 24
label "#10" right ndiffusion
box 50 55 52 57
paint pdiffusion
box 51 56 51 56
label "Vdd" right pdiffusion
box 45 77 48 79
paint polysilicon
box 46 78 46 78
label "q" right polysilicon
box 48 22 54 23
paint ndiffusion
box 49 23 49 23
label "#10" right ndiffusion
box 48 23 51 25
paint ndiffusion
box 49 24 49 24
label "#10" right ndiffusion
box 48 25 54 32
paint ndiffusion
box 49 26 49 26
label "#10" right ndiffusion
box 44 23 46 25
paint ndiffusion
box 45 24 45 24
label "GND" right ndiffusion
box 36 29 38 31
paint ndiffusion
box 37 30 37 30
label "_clk" right ndiffusion
box 48 48 54 55
paint pdiffusion
box 49 49 49 49
label "Vdd" right pdiffusion
box 48 55 50 57
paint pdiffusion
box 49 56 49 56
label "Vdd" right pdiffusion
box 48 57 54 58
paint pdiffusion
box 49 58 49 58
label "Vdd" right pdiffusion
box 46 58 48 76
paint polysilicon
box 47 59 47 59
label "q" right polysilicon
box 43 77 45 79
paint polysilicon
box 44 78 44 78
label "q" right polysilicon
box 64 19 66 22
paint polysilicon
box 65 20 65 20
label "_clk" right polysilicon
box 46 22 48 32
paint ntransistor
box 47 23 47 23
label "q" right ntransistor
box 42 23 44 25
paint ndiffusion
box 43 24 43 24
label "GND" right ndiffusion
box 34 29 36 31
paint ndiffusion
box 35 30 35 30
label "_clk" right ndiffusion
box 46 32 48 48
paint polysilicon
box 47 33 47 33
label "q" right polysilicon
box 46 48 48 58
paint ptransistor
box 47 49 47 49
label "q" right ptransistor
box 42 76 48 77
paint polysilicon
box 43 77 43 77
label "q" right polysilicon
box 42 77 43 79
paint polysilicon
box 43 78 43 78
label "q" right polysilicon
box 42 79 48 80
paint polysilicon
box 43 80 43 80
label "q" right polysilicon
box 40 22 46 23
paint ndiffusion
box 41 23 41 23
label "GND" right ndiffusion
box 40 23 42 25
paint ndiffusion
box 41 24 41 24
label "GND" right ndiffusion
box 40 25 46 32
paint ndiffusion
box 41 26 41 26
label "GND" right ndiffusion
box 32 29 34 31
paint ndiffusion
box 33 30 33 30
label "_clk" right ndiffusion
box 40 48 46 58
paint pdiffusion
box 35 55 38 57
paint pdiffusion
box 36 56 36 56
label "_q" right pdiffusion
box 46 19 48 22
paint polysilicon
box 47 20 47 20
label "q" right polysilicon
box 38 22 40 32
paint ntransistor
box 39 23 39 23
label "CLK" right ntransistor
box 38 32 40 48
paint polysilicon
box 39 33 39 33
label "CLK" right polysilicon
box 38 48 40 58
paint ptransistor
box 39 49 39 49
label "CLK" right ptransistor
box 33 55 35 57
paint pdiffusion
box 34 56 34 56
label "_q" right pdiffusion
box 38 58 40 61
paint polysilicon
box 39 59 39 59
label "CLK" right polysilicon
box 32 22 38 29
paint ndiffusion
box 33 23 33 23
label "_clk" right ndiffusion
box 26 29 28 31
paint ndiffusion
box 27 30 27 30
label "_q" right ndiffusion
box 32 31 38 32
paint ndiffusion
box 33 32 33 32
label "_clk" right ndiffusion
box 32 48 38 55
paint pdiffusion
box 33 49 33 49
label "_q" right pdiffusion
box 32 55 33 57
paint pdiffusion
box 33 56 33 56
label "_q" right pdiffusion
box 32 57 38 58
paint pdiffusion
box 33 58 33 58
label "_q" right pdiffusion
box 26 49 28 51
paint pdiffusion
box 27 50 27 50
label "_clk" right pdiffusion
box 26 77 27 79
paint polysilicon
box 27 78 27 78
label "CLK" right polysilicon
box 38 19 40 22
paint polysilicon
box 39 20 39 20
label "CLK" right polysilicon
box 24 29 26 31
paint ndiffusion
box 25 30 25 30
label "_q" right ndiffusion
box 24 49 26 51
paint pdiffusion
box 25 50 25 50
label "_clk" right pdiffusion
box 24 77 26 79
paint polysilicon
box 25 78 25 78
label "CLK" right polysilicon
box 22 22 28 29
paint ndiffusion
box 23 23 23 23
label "_q" right ndiffusion
box 22 29 24 31
paint ndiffusion
box 23 30 23 30
label "_q" right ndiffusion
box 22 31 28 32
paint ndiffusion
box 23 32 23 32
label "_q" right ndiffusion
box 22 48 28 49
paint pdiffusion
box 23 49 23 49
label "_clk" right pdiffusion
box 22 49 24 51
paint pdiffusion
box 23 50 23 50
label "_clk" right pdiffusion
box 22 51 28 63
paint pdiffusion
box 23 52 23 52
label "_clk" right pdiffusion
box 17 58 20 60
paint pdiffusion
box 18 59 18 59
label "Vdd" right pdiffusion
box 20 63 22 76
paint polysilicon
box 21 64 21 64
label "CLK" right polysilicon
box 20 76 27 77
paint polysilicon
box 21 77 21 77
label "CLK" right polysilicon
box 20 77 24 79
paint polysilicon
box 21 78 21 78
label "CLK" right polysilicon
box 20 79 27 80
paint polysilicon
box 21 80 21 80
label "CLK" right polysilicon
box 20 19 22 22
paint polysilicon
box 21 20 21 20
label "CLK" right polysilicon
box 20 22 22 32
paint ntransistor
box 21 23 21 23
label "CLK" right ntransistor
box 20 32 22 48
paint polysilicon
box 21 33 21 33
label "CLK" right polysilicon
box 20 48 22 63
paint ptransistor
box 21 49 21 49
label "CLK" right ptransistor
box 15 58 17 60
paint pdiffusion
box 16 59 16 59
label "Vdd" right pdiffusion
box 20 17 40 19
paint polysilicon
box 21 18 21 18
label "CLK" right polysilicon
box 14 22 20 32
paint ndiffusion
box 9 23 12 25
paint ndiffusion
box 10 24 10 24
label "GND" right ndiffusion
box 14 48 20 58
paint pdiffusion
box 15 49 15 49
label "Vdd" right pdiffusion
box 14 58 15 60
paint pdiffusion
box 15 59 15 59
label "Vdd" right pdiffusion
box 14 60 20 63
paint pdiffusion
box 15 61 15 61
label "Vdd" right pdiffusion
box 14 63 18 68
paint pdiffusion
box 15 64 15 64
label "Vdd" right pdiffusion
box 9 65 12 67
paint pdiffusion
box 10 66 10 66
label "#7" right pdiffusion
box 9 77 14 79
paint polysilicon
box 10 78 10 78
label "D" right polysilicon
box 12 19 14 22
paint polysilicon
box 13 20 13 20
label "D" right polysilicon
box 12 22 14 32
paint ntransistor
box 13 23 13 23
label "D" right ntransistor
box 7 23 9 25
paint ndiffusion
box 8 24 8 24
label "GND" right ndiffusion
box 12 32 14 48
paint polysilicon
box 13 33 13 33
label "D" right polysilicon
box 12 48 14 68
paint ptransistor
box 13 49 13 49
label "D" right ptransistor
box 7 65 9 67
paint pdiffusion
box 8 66 8 66
label "#7" right pdiffusion
box 12 68 14 76
paint polysilicon
box 13 69 13 69
label "D" right polysilicon
box 7 77 9 79
paint polysilicon
box 8 78 8 78
label "D" right polysilicon
box 6 22 12 23
paint ndiffusion
box 7 23 7 23
label "GND" right ndiffusion
box 6 23 7 25
paint ndiffusion
box 7 24 7 24
label "GND" right ndiffusion
box 6 25 12 32
paint ndiffusion
box 7 26 7 26
label "GND" right ndiffusion
box 6 48 12 65
paint pdiffusion
box 7 49 7 49
label "#7" right pdiffusion
box 6 65 7 67
paint pdiffusion
box 7 66 7 66
label "#7" right pdiffusion
box 6 67 12 68
paint pdiffusion
box 7 68 7 68
label "#7" right pdiffusion
box 6 76 14 77
paint polysilicon
box 7 77 7 77
label "D" right polysilicon
box 6 77 7 79
paint polysilicon
box 7 78 7 78
label "D" right polysilicon
box 6 79 14 80
paint polysilicon
box 7 80 7 80
label "D" right polysilicon
box 67 55 69 57
paint pdcontact
box 68 56 68 56
label "_q" right pdcontact
box 61 43 63 45
paint polycontact
box 62 44 62 44
label "_clk" right polycontact
box 60 29 62 31
paint ndcontact
box 61 30 61 30
label "_q" right ndcontact
box 59 65 61 67
paint pdcontact
box 60 66 60 66
label "#7" right pdcontact
box 50 55 52 57
paint pdcontact
box 51 56 51 56
label "Vdd" right pdcontact
box 67 23 69 25
paint ndcontact
box 68 24 68 24
label "#10" right ndcontact
box 43 77 45 79
paint polycontact
box 44 78 44 78
label "q" right polycontact
box 51 23 53 25
paint ndcontact
box 52 24 52 24
label "#10" right ndcontact
box 34 29 36 31
paint ndcontact
box 35 30 35 30
label "_clk" right ndcontact
box 33 55 35 57
paint pdcontact
box 34 56 34 56
label "_q" right pdcontact
box 42 23 44 25
paint ndcontact
box 43 24 43 24
label "GND" right ndcontact
box 24 77 26 79
paint polycontact
box 25 78 25 78
label "CLK" right polycontact
box 24 29 26 31
paint ndcontact
box 25 30 25 30
label "_q" right ndcontact
box 24 49 26 51
paint pdcontact
box 25 50 25 50
label "_clk" right pdcontact
box 15 58 17 60
paint pdcontact
box 16 59 16 59
label "Vdd" right pdcontact
box 7 23 9 25
paint ndcontact
box 8 24 8 24
label "GND" right ndcontact
box 7 65 9 67
paint pdcontact
box 8 66 8 66
label "#7" right pdcontact
box 7 77 9 79
paint polycontact
box 8 78 8 78
label "D" right polycontact
box 70 33 71 36
paint m1
box 71 34 71 34
label "_q" right m1
port class output
port make
box 67 33 70 36
paint m1
box 68 34 68 34
label "_q" right m1
port class output
port make
box 70 54 71 57
paint m1
box 71 55 71 55
label "_q" right m1
port class output
port make
box 69 55 70 57
paint m1
box 70 56 70 56
label "_q" right m1
port class output
port make
box 66 33 67 36
paint m1
box 67 34 67 34
label "_q" right m1
port class output
port make
box 68 37 71 42
paint m1
box 69 38 69 38
label "_q" right m1
port class output
port make
box 68 42 81 45
paint m1
box 69 43 69 43
label "_q" right m1
port class output
port make
box 68 45 71 53
paint m1
box 69 46 69 46
label "_q" right m1
port class output
port make
box 63 43 64 46
paint m1
box 64 44 64 44
label "_clk" right m1
box 67 54 70 55
paint m1
box 68 55 68 55
label "_q" right m1
port class output
port make
box 67 55 69 57
paint m1
box 68 56 68 56
label "_q" right m1
port class output
port make
box 62 64 63 67
paint m1
box 63 65 63 65
label "#7" right m1
box 61 65 62 67
paint m1
box 62 66 62 66
label "#7" right m1
box 60 77 63 80
paint m1
box 61 78 61 78
label "Vdd" right m1
box 62 29 63 31
paint m1
box 63 30 63 30
label "_q" right m1
port class output
port make
box 61 43 63 45
paint m1
box 62 44 62 44
label "_clk" right m1
box 66 53 71 54
paint m1
box 67 54 67 54
label "_q" right m1
port class output
port make
box 66 54 67 57
paint m1
box 67 55 67 55
label "_q" right m1
port class output
port make
box 66 57 71 58
paint m1
box 67 58 67 58
label "_q" right m1
port class output
port make
box 59 64 62 65
paint m1
box 60 65 60 65
label "#7" right m1
box 59 65 61 67
paint m1
box 60 66 60 66
label "#7" right m1
box 70 23 71 26
paint m1
box 71 24 71 24
label "#10" right m1
box 60 29 62 31
paint m1
box 61 30 61 30
label "_q" right m1
port class output
port make
box 66 32 71 33
paint m1
box 67 33 67 33
label "_q" right m1
port class output
port make
box 62 33 63 36
paint m1
box 63 34 63 34
label "_q" right m1
port class output
port make
box 66 36 71 37
paint m1
box 67 37 67 37
label "_q" right m1
port class output
port make
box 60 43 61 45
paint m1
box 61 44 61 44
label "_clk" right m1
box 60 45 63 46
paint m1
box 61 46 61 46
label "_clk" right m1
box 58 63 63 64
paint m1
box 59 64 59 64
label "#7" right m1
box 58 64 59 67
paint m1
box 59 65 59 65
label "#7" right m1
box 58 67 63 68
paint m1
box 59 68 59 68
label "#7" right m1
box 69 23 70 25
paint m1
box 70 24 70 24
label "#10" right m1
box 59 29 60 31
paint m1
box 60 30 60 30
label "_q" right m1
port class output
port make
box 59 31 63 32
paint m1
box 60 32 60 32
label "_q" right m1
port class output
port make
box 59 33 62 36
paint m1
box 60 34 60 34
label "_q" right m1
port class output
port make
box 59 42 64 43
paint m1
box 60 43 60 43
label "_clk" right m1
box 59 43 60 46
paint m1
box 60 44 60 44
label "_clk" right m1
box 59 46 64 47
paint m1
box 60 47 60 47
label "_clk" right m1
box 67 23 69 25
paint m1
box 68 24 68 24
label "#10" right m1
box 67 25 70 26
paint m1
box 68 26 68 26
label "#10" right m1
box 58 32 63 33
paint m1
box 59 33 59 33
label "_q" right m1
port class output
port make
box 58 33 59 36
paint m1
box 59 34 59 34
label "_q" right m1
port class output
port make
box 58 36 63 37
paint m1
box 59 37 59 37
label "_q" right m1
port class output
port make
box 52 55 53 57
paint m1
box 53 56 53 56
label "Vdd" right m1
box 66 23 67 26
paint m1
box 67 24 67 24
label "#10" right m1
box 66 26 71 27
paint m1
box 67 27 67 27
label "#10" right m1
box 50 55 52 57
paint m1
box 51 56 51 56
label "Vdd" right m1
box 62 81 63 84
paint m1
box 63 82 63 82
label "Vdd" right m1
box 49 54 53 55
paint m1
box 50 55 50 55
label "Vdd" right m1
box 49 55 50 57
paint m1
box 50 56 50 56
label "Vdd" right m1
box 49 57 53 80
paint m1
box 50 58 50 58
label "Vdd" right m1
box 59 81 62 84
paint m1
box 60 82 60 82
label "Vdd" right m1
box 58 81 59 84
paint m1
box 59 82 59 82
label "Vdd" right m1
box 53 23 54 26
paint m1
box 54 24 54 24
label "#10" right m1
box 51 23 53 25
paint m1
box 52 24 52 24
label "#10" right m1
box 58 80 63 81
paint m1
box 59 81 59 81
label "Vdd" right m1
box 53 81 54 84
paint m1
box 54 82 54 82
label "Vdd" right m1
box 58 84 63 85
paint m1
box 59 85 59 85
label "Vdd" right m1
box 50 23 51 25
paint m1
box 51 24 51 24
label "#10" right m1
box 50 25 53 26
paint m1
box 51 26 51 26
label "#10" right m1
box 36 29 37 31
paint m1
box 37 30 37 30
label "_clk" right m1
box 50 81 53 84
paint m1
box 51 82 51 82
label "Vdd" right m1
box 49 23 50 26
paint m1
box 50 24 50 24
label "#10" right m1
box 59 28 63 29
paint m1
box 60 29 60 29
label "_q" right m1
port class output
port make
box 34 29 36 31
paint m1
box 35 30 35 30
label "_clk" right m1
box 36 43 37 46
paint m1
box 37 44 37 44
label "_clk" right m1
box 45 77 46 79
paint m1
box 46 78 46 78
label "q" right m1
port class input
port make
box 49 80 54 81
paint m1
box 50 81 50 81
label "Vdd" right m1
box 49 81 50 84
paint m1
box 50 82 50 82
label "Vdd" right m1
box 49 84 54 85
paint m1
box 50 85 50 85
label "Vdd" right m1
box 33 29 34 31
paint m1
box 34 30 34 30
label "_clk" right m1
box 33 31 37 42
paint m1
box 34 32 34 32
label "_clk" right m1
box 33 43 36 46
paint m1
box 34 44 34 44
label "_clk" right m1
box 43 77 45 79
paint m1
box 44 78 44 78
label "q" right m1
port class input
port make
box 44 23 45 25
paint m1
box 45 24 45 24
label "GND" right m1
box 49 26 54 27
paint m1
box 50 27 50 27
label "#10" right m1
box 32 43 33 46
paint m1
box 33 44 33 44
label "_clk" right m1
box 36 54 37 57
paint m1
box 37 55 37 55
label "_q" right m1
port class output
port make
box 35 55 36 57
paint m1
box 36 56 36 56
label "_q" right m1
port class output
port make
box 42 76 46 77
paint m1
box 43 77 43 77
label "q" right m1
port class input
port make
box 42 77 43 79
paint m1
box 43 78 43 78
label "q" right m1
port class input
port make
box 42 79 46 91
paint m1
box 43 80 43 80
label "q" right m1
port class input
port make
box 26 77 27 79
paint m1
box 27 78 27 78
label "CLK" right m1
port class input
port make
box 42 23 44 25
paint m1
box 43 24 43 24
label "GND" right m1
box 33 54 36 55
paint m1
box 34 55 34 55
label "_q" right m1
port class output
port make
box 33 55 35 57
paint m1
box 34 56 34 56
label "_q" right m1
port class output
port make
box 24 77 26 79
paint m1
box 25 78 25 78
label "CLK" right m1
port class input
port make
box 41 23 42 25
paint m1
box 42 24 42 24
label "GND" right m1
box 41 25 45 26
paint m1
box 42 26 42 26
label "GND" right m1
box 33 28 37 29
paint m1
box 34 29 34 29
label "_clk" right m1
box 26 29 27 31
paint m1
box 27 30 27 30
label "_q" right m1
port class output
port make
box 27 33 28 36
paint m1
box 28 34 28 34
label "_q" right m1
port class output
port make
box 32 42 37 43
paint m1
box 33 43 33 43
label "_clk" right m1
box 27 43 28 46
paint m1
box 28 44 28 44
label "_clk" right m1
box 32 46 37 47
paint m1
box 33 47 33 47
label "_clk" right m1
box 26 49 27 51
paint m1
box 27 50 27 50
label "_clk" right m1
box 32 53 37 54
paint m1
box 33 54 33 54
label "_q" right m1
port class output
port make
box 32 54 33 57
paint m1
box 33 55 33 55
label "_q" right m1
port class output
port make
box 32 57 37 58
paint m1
box 33 58 33 58
label "_q" right m1
port class output
port make
box 23 76 27 77
paint m1
box 24 77 24 77
label "CLK" right m1
port class input
port make
box 23 77 24 79
paint m1
box 24 78 24 78
label "CLK" right m1
port class input
port make
box 23 79 27 91
paint m1
box 24 80 24 80
label "CLK" right m1
port class input
port make
box 24 29 26 31
paint m1
box 25 30 25 30
label "_q" right m1
port class output
port make
box 24 33 27 36
paint m1
box 25 34 25 34
label "_q" right m1
port class output
port make
box 24 43 27 46
paint m1
box 25 44 25 44
label "_clk" right m1
box 24 49 26 51
paint m1
box 25 50 25 50
label "_clk" right m1
box 44 13 45 16
paint m1
box 45 14 45 14
label "GND" right m1
box 66 22 71 23
paint m1
box 67 23 67 23
label "#10" right m1
box 23 28 27 29
paint m1
box 24 29 24 29
label "_q" right m1
port class output
port make
box 23 29 24 31
paint m1
box 24 30 24 30
label "_q" right m1
port class output
port make
box 23 31 27 32
paint m1
box 24 32 24 32
label "_q" right m1
port class output
port make
box 23 32 28 33
paint m1
box 24 33 24 33
label "_q" right m1
port class output
port make
box 23 33 24 36
paint m1
box 24 34 24 34
label "_q" right m1
port class output
port make
box 23 36 28 37
paint m1
box 24 37 24 37
label "_q" right m1
port class output
port make
box 23 42 28 43
paint m1
box 24 43 24 43
label "_clk" right m1
box 23 43 24 46
paint m1
box 24 44 24 44
label "_clk" right m1
box 23 46 28 47
paint m1
box 24 47 24 47
label "_clk" right m1
box 23 47 27 49
paint m1
box 24 48 24 48
label "_clk" right m1
box 23 49 24 51
paint m1
box 24 50 24 50
label "_clk" right m1
box 23 51 27 52
paint m1
box 24 52 24 52
label "_clk" right m1
box 17 58 18 60
paint m1
box 18 59 18 59
label "Vdd" right m1
box 41 13 44 16
paint m1
box 42 14 42 14
label "GND" right m1
box 15 58 17 60
paint m1
box 16 59 16 59
label "Vdd" right m1
box 40 13 41 16
paint m1
box 41 14 41 14
label "GND" right m1
box 49 22 54 23
paint m1
box 50 23 50 23
label "#10" right m1
box 14 57 18 58
paint m1
box 15 58 15 58
label "Vdd" right m1
box 14 58 15 60
paint m1
box 15 59 15 59
label "Vdd" right m1
box 14 60 18 80
paint m1
box 15 61 15 61
label "Vdd" right m1
box 18 81 19 84
paint m1
box 19 82 19 82
label "Vdd" right m1
box 15 81 18 84
paint m1
box 16 82 16 82
label "Vdd" right m1
box 40 12 45 13
paint m1
box 41 13 41 13
label "GND" right m1
box 10 13 11 16
paint m1
box 11 14 11 14
label "GND" right m1
box 40 16 45 17
paint m1
box 41 17 41 17
label "GND" right m1
box 41 17 45 23
paint m1
box 42 18 42 18
label "GND" right m1
box 9 23 10 25
paint m1
box 10 24 10 24
label "GND" right m1
box 10 64 11 67
paint m1
box 11 65 11 65
label "#7" right m1
box 9 65 10 67
paint m1
box 10 66 10 66
label "#7" right m1
box 9 77 10 79
paint m1
box 10 78 10 78
label "D" right m1
port class input
port make
box 14 80 19 81
paint m1
box 15 81 15 81
label "Vdd" right m1
box 14 81 15 84
paint m1
box 15 82 15 82
label "Vdd" right m1
box 14 84 19 85
paint m1
box 15 85 15 85
label "Vdd" right m1
box 7 13 10 16
paint m1
box 8 14 8 14
label "GND" right m1
box 7 23 9 25
paint m1
box 8 24 8 24
label "GND" right m1
box 7 64 10 65
paint m1
box 8 65 8 65
label "#7" right m1
box 7 65 9 67
paint m1
box 8 66 8 66
label "#7" right m1
box 7 77 9 79
paint m1
box 8 78 8 78
label "D" right m1
port class input
port make
box 6 12 11 13
paint m1
box 7 13 7 13
label "GND" right m1
box 6 13 7 16
paint m1
box 7 14 7 14
label "GND" right m1
box 6 16 11 17
paint m1
box 7 17 7 17
label "GND" right m1
box 6 17 10 23
paint m1
box 7 18 7 18
label "GND" right m1
box 6 23 7 25
paint m1
box 7 24 7 24
label "GND" right m1
box 6 25 10 26
paint m1
box 7 26 7 26
label "GND" right m1
box 6 63 11 64
paint m1
box 7 64 7 64
label "#7" right m1
box 6 64 7 67
paint m1
box 7 65 7 65
label "#7" right m1
box 6 67 11 68
paint m1
box 7 68 7 68
label "#7" right m1
box 6 76 10 77
paint m1
box 7 77 7 77
label "D" right m1
port class input
port make
box 6 77 7 79
paint m1
box 7 78 7 78
label "D" right m1
port class input
port make
box 6 79 10 91
paint m1
box 7 80 7 80
label "D" right m1
port class input
port make
box 67 33 70 36
paint v1
box 68 34 68 34
label "_q" right v1
box 69 55 70 57
paint v1
box 70 56 70 56
label "_q" right v1
box 69 23 70 25
paint v1
box 70 24 70 24
label "#10" right v1
box 59 33 62 36
paint v1
box 60 34 60 34
label "_q" right v1
box 67 55 69 57
paint v1
box 68 56 68 56
label "_q" right v1
box 61 65 62 67
paint v1
box 62 66 62 66
label "#7" right v1
box 67 23 69 25
paint v1
box 68 24 68 24
label "#10" right v1
box 67 25 70 26
paint v1
box 68 26 68 26
label "#10" right v1
box 51 23 53 25
paint v1
box 52 24 52 24
label "#10" right v1
box 61 43 63 45
paint v1
box 62 44 62 44
label "_clk" right v1
box 59 64 62 65
paint v1
box 60 65 60 65
label "#7" right v1
box 59 65 61 67
paint v1
box 60 66 60 66
label "#7" right v1
box 59 81 62 84
paint v1
box 60 82 60 82
label "Vdd" right v1
box 50 23 51 25
paint v1
box 51 24 51 24
label "#10" right v1
box 50 25 53 26
paint v1
box 51 26 51 26
label "#10" right v1
box 60 43 61 45
paint v1
box 61 44 61 44
label "_clk" right v1
box 60 45 63 46
paint v1
box 61 46 61 46
label "_clk" right v1
box 67 54 70 55
paint v1
box 68 55 68 55
label "_q" right v1
box 35 55 36 57
paint v1
box 36 56 36 56
label "_q" right v1
box 50 81 53 84
paint v1
box 51 82 51 82
label "Vdd" right v1
box 41 13 44 16
paint v1
box 42 14 42 14
label "GND" right v1
box 33 43 36 46
paint v1
box 34 44 34 44
label "_clk" right v1
box 33 54 36 55
paint v1
box 34 55 34 55
label "_q" right v1
box 33 55 35 57
paint v1
box 34 56 34 56
label "_q" right v1
box 15 81 18 84
paint v1
box 16 82 16 82
label "Vdd" right v1
box 24 33 27 36
paint v1
box 25 34 25 34
label "_q" right v1
box 24 43 27 46
paint v1
box 25 44 25 44
label "_clk" right v1
box 9 65 10 67
paint v1
box 10 66 10 66
label "#7" right v1
box 7 13 10 16
paint v1
box 8 14 8 14
label "GND" right v1
box 7 64 10 65
paint v1
box 8 65 8 65
label "#7" right v1
box 7 65 9 67
paint v1
box 8 66 8 66
label "#7" right v1
box 63 43 64 46
paint m2
box 64 44 64 44
label "_clk" right m2
box 70 54 71 57
paint m2
box 71 55 71 55
label "_q" right m2
port class output
port make
box 69 55 70 57
paint m2
box 70 56 70 56
label "_q" right m2
port class output
port make
box 70 33 71 36
paint m2
box 71 34 71 34
label "_q" right m2
port class output
port make
box 61 43 63 45
paint m2
box 62 44 62 44
label "_clk" right m2
box 67 54 70 55
paint m2
box 68 55 68 55
label "_q" right m2
port class output
port make
box 67 55 69 57
paint m2
box 68 56 68 56
label "_q" right m2
port class output
port make
box 62 81 63 84
paint m2
box 63 82 63 82
label "Vdd" right m2
box 67 33 70 36
paint m2
box 68 34 68 34
label "_q" right m2
port class output
port make
box 60 43 61 45
paint m2
box 61 44 61 44
label "_clk" right m2
box 60 45 63 46
paint m2
box 61 46 61 46
label "_clk" right m2
box 36 54 67 57
paint m2
box 37 55 37 55
label "_q" right m2
port class output
port make
box 35 55 36 57
paint m2
box 36 56 36 56
label "_q" right m2
port class output
port make
box 59 81 62 84
paint m2
box 60 82 60 82
label "Vdd" right m2
box 70 23 71 26
paint m2
box 71 24 71 24
label "#10" right m2
box 62 33 67 36
paint m2
box 63 34 63 34
label "_q" right m2
port class output
port make
box 36 43 60 46
paint m2
box 37 44 37 44
label "_clk" right m2
box 33 54 36 55
paint m2
box 34 55 34 55
label "_q" right m2
port class output
port make
box 33 55 35 57
paint m2
box 34 56 34 56
label "_q" right m2
port class output
port make
box 53 81 59 84
paint m2
box 54 82 54 82
label "Vdd" right m2
box 69 23 70 25
paint m2
box 70 24 70 24
label "#10" right m2
box 59 33 62 36
paint m2
box 60 34 60 34
label "_q" right m2
port class output
port make
box 33 43 36 46
paint m2
box 34 44 34 44
label "_clk" right m2
box 32 53 71 54
paint m2
box 33 54 33 54
label "_q" right m2
port class output
port make
box 32 54 33 57
paint m2
box 33 55 33 55
label "_q" right m2
port class output
port make
box 32 57 71 58
paint m2
box 33 58 33 58
label "_q" right m2
port class output
port make
box 50 81 53 84
paint m2
box 51 82 51 82
label "Vdd" right m2
box 67 23 69 25
paint m2
box 68 24 68 24
label "#10" right m2
box 67 25 70 26
paint m2
box 68 26 68 26
label "#10" right m2
box 27 33 59 36
paint m2
box 28 34 28 34
label "_q" right m2
port class output
port make
box 27 43 33 46
paint m2
box 28 44 28 44
label "_clk" right m2
box 18 81 50 84
paint m2
box 19 82 19 82
label "Vdd" right m2
box 53 23 67 26
paint m2
box 54 24 54 24
label "#10" right m2
box 24 33 27 36
paint m2
box 25 34 25 34
label "_q" right m2
port class output
port make
box 24 43 27 46
paint m2
box 25 44 25 44
label "_clk" right m2
box 15 81 18 84
paint m2
box 16 82 16 82
label "Vdd" right m2
box 44 13 45 16
paint m2
box 45 14 45 14
label "GND" right m2
box 51 23 53 25
paint m2
box 52 24 52 24
label "#10" right m2
box 23 32 71 33
paint m2
box 24 33 24 33
label "_q" right m2
port class output
port make
box 23 33 24 36
paint m2
box 24 34 24 34
label "_q" right m2
port class output
port make
box 23 36 71 37
paint m2
box 24 37 24 37
label "_q" right m2
port class output
port make
box 23 42 64 43
paint m2
box 24 43 24 43
label "_clk" right m2
box 23 43 24 46
paint m2
box 24 44 24 44
label "_clk" right m2
box 23 46 64 47
paint m2
box 24 47 24 47
label "_clk" right m2
box 62 64 63 67
paint m2
box 63 65 63 65
label "#7" right m2
box 61 65 62 67
paint m2
box 62 66 62 66
label "#7" right m2
box 14 80 63 81
paint m2
box 15 81 15 81
label "Vdd" right m2
box 14 81 15 84
paint m2
box 15 82 15 82
label "Vdd" right m2
box 14 84 63 85
paint m2
box 15 85 15 85
label "Vdd" right m2
box 41 13 44 16
paint m2
box 42 14 42 14
label "GND" right m2
box 50 23 51 25
paint m2
box 51 24 51 24
label "#10" right m2
box 50 25 53 26
paint m2
box 51 26 51 26
label "#10" right m2
box 59 64 62 65
paint m2
box 60 65 60 65
label "#7" right m2
box 59 65 61 67
paint m2
box 60 66 60 66
label "#7" right m2
box 10 13 41 16
paint m2
box 11 14 11 14
label "GND" right m2
box 49 22 71 23
paint m2
box 50 23 50 23
label "#10" right m2
box 49 23 50 26
paint m2
box 50 24 50 24
label "#10" right m2
box 49 26 71 27
paint m2
box 50 27 50 27
label "#10" right m2
box 10 64 59 67
paint m2
box 11 65 11 65
label "#7" right m2
box 9 65 10 67
paint m2
box 10 66 10 66
label "#7" right m2
box 7 13 10 16
paint m2
box 8 14 8 14
label "GND" right m2
box 7 64 10 65
paint m2
box 8 65 8 65
label "#7" right m2
box 7 65 9 67
paint m2
box 8 66 8 66
label "#7" right m2
box 6 12 45 13
paint m2
box 7 13 7 13
label "GND" right m2
box 6 13 7 16
paint m2
box 7 14 7 14
label "GND" right m2
box 6 16 45 17
paint m2
box 7 17 7 17
label "GND" right m2
box 6 63 63 64
paint m2
box 7 64 7 64
label "#7" right m2
box 6 64 7 67
paint m2
box 7 65 7 65
label "#7" right m2
box 6 67 63 68
paint m2
box 7 68 7 68
label "#7" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
