# riscv-pipelined-processor
5-stage pipelined RISC-V processor (RV32I + M-extension) implemented in SystemVerilog with hazard detection, forwarding, and multi-cycle division.
