{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696018509480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696018509489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 17:15:09 2023 " "Processing started: Fri Sep 29 17:15:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696018509489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018509489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoula -c projetoula " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoula -c projetoula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018509489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696018510002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696018510002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulafinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulafinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ulafinal " "Found entity 1: Ulafinal" {  } { { "Ulafinal.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/Ulafinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018521566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/somador1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018521570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrator1bit " "Found entity 1: Subtrator1bit" {  } { { "Subtrator1bit.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/Subtrator1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018521575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectsoma.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectsoma.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 finalprojectsoma " "Found entity 1: finalprojectsoma" {  } { { "finalprojectsoma.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/finalprojectsoma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018521579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetoula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoula " "Found entity 1: projetoula" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018521585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoula " "Elaborating entity \"projetoula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696018521647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalprojectsoma finalprojectsoma:aaa " "Elaborating entity \"finalprojectsoma\" for hierarchy \"finalprojectsoma:aaa\"" {  } { { "projetoula.bdf" "aaa" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { 216 616 752 376 "aaa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696018521649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit finalprojectsoma:aaa\|somador1bit:aaaaaaa " "Elaborating entity \"somador1bit\" for hierarchy \"finalprojectsoma:aaa\|somador1bit:aaaaaaa\"" {  } { { "finalprojectsoma.bdf" "aaaaaaa" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/finalprojectsoma.bdf" { { 320 856 952 416 "aaaaaaa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696018521657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ulafinal finalprojectsoma:aaa\|Ulafinal:inst " "Elaborating entity \"Ulafinal\" for hierarchy \"finalprojectsoma:aaa\|Ulafinal:inst\"" {  } { { "finalprojectsoma.bdf" "inst" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/finalprojectsoma.bdf" { { 176 1104 1232 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696018521659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificator.bdf 1 1 " "Using design file decodificator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificator " "Found entity 1: decodificator" {  } { { "decodificator.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/decodificator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696018521679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696018521679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificator Decodificator:inst1 " "Elaborating entity \"Decodificator\" for hierarchy \"Decodificator:inst1\"" {  } { { "projetoula.bdf" "inst1" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { 24 1840 1936 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696018521680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696018522288 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696018522815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696018522815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bb " "No output dependent on input pin \"bb\"" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { 352 136 304 368 "bb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696018522850 "|projetoula|bb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b0 " "No output dependent on input pin \"b0\"" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { 384 128 296 400 "b0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696018522850 "|projetoula|b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b1 " "No output dependent on input pin \"b1\"" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { 192 136 304 208 "b1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696018522850 "|projetoula|b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "No output dependent on input pin \"b2\"" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { -80 128 296 -64 "b2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696018522850 "|projetoula|b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "projetoula.bdf" "" { Schematic "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/ULA/projetoula_restored/projetoula.bdf" { { -264 128 296 -248 "b3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696018522850 "|projetoula|b3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696018522850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696018522850 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696018522850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696018522850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696018522850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696018522866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 17:15:22 2023 " "Processing ended: Fri Sep 29 17:15:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696018522866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696018522866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696018522866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696018522866 ""}
