

================================================================
== Vitis HLS Report for 'mlp_dance3'
================================================================
* Date:           Tue Oct 12 03:34:59 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.853 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mlp_dance3_Pipeline_layer0_fu_405                        |mlp_dance3_Pipeline_layer0                        |      677|      677|   6.770 us|   6.770 us|  677|  677|       no|
        |grp_mlp_dance3_Pipeline_retrieve_inputs_fu_428               |mlp_dance3_Pipeline_retrieve_inputs               |       80|       80|   0.800 us|   0.800 us|   80|   80|       no|
        |grp_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2_fu_435  |mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2  |      628|      628|   6.280 us|   6.280 us|  628|  628|       no|
        |grp_mlp_dance3_Pipeline_layer1_fu_442                        |mlp_dance3_Pipeline_layer1                        |       54|       54|   0.540 us|   0.540 us|   54|   54|       no|
        |grp_mlp_dance3_Pipeline_output_fu_484                        |mlp_dance3_Pipeline_output                        |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3_fu_493  |mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3  |       26|       26|   0.260 us|   0.260 us|   26|   26|       no|
        |grp_mlp_dance3_Pipeline_loadbias0_fu_547                     |mlp_dance3_Pipeline_loadbias0                     |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |        ?|        ?|   2 ~ 745|          -|          -|   inf|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   53|   13316|  10019|    0|
|Memory           |        5|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    508|    -|
|Register         |        -|    -|    2043|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   53|   15359|  10565|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   14|      10|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U163                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U164                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U165                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U166                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U167                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U168                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U169                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U170                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U171                          |fadd_32ns_32ns_32_5_full_dsp_1                    |        0|   2|   205|   206|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U162                             |fcmp_32ns_32ns_1_2_no_dsp_1                       |        0|   0|     0|     0|    0|
    |grp_mlp_dance3_Pipeline_layer0_fu_405                        |mlp_dance3_Pipeline_layer0                        |        0|  10|  8413|  5897|    0|
    |grp_mlp_dance3_Pipeline_layer1_fu_442                        |mlp_dance3_Pipeline_layer1                        |        0|  24|  2114|  1447|    0|
    |grp_mlp_dance3_Pipeline_loadbias0_fu_547                     |mlp_dance3_Pipeline_loadbias0                     |        0|   0|     6|    61|    0|
    |grp_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2_fu_435  |mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2  |        0|   1|   138|   194|    0|
    |grp_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3_fu_493  |mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3  |        0|   0|   781|   397|    0|
    |grp_mlp_dance3_Pipeline_output_fu_484                        |mlp_dance3_Pipeline_output                        |        0|   0|    10|   105|    0|
    |grp_mlp_dance3_Pipeline_retrieve_inputs_fu_428               |mlp_dance3_Pipeline_retrieve_inputs               |        0|   0|     9|    64|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  53| 13316| 10019|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |bias_0_U     |bias_0     |        1|  0|   0|    0|    78|   32|     1|         2496|
    |input_U      |input      |        2|  0|   0|    0|    78|   32|     1|         2496|
    |weights_0_U  |weights_0  |        2|  0|   0|    0|   624|   32|     1|        19968|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        5|  0|   0|    0|   780|   96|     3|        24960|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |and_ln137_fu_1013_p2                                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_on_subcall_done                       |       and|   0|  0|   2|           1|           1|
    |grp_mlp_dance3_Pipeline_output_fu_484_M_AXIS_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln137_1_fu_1003_p2                                |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln137_fu_997_p2                                   |      icmp|   0|  0|  11|           8|           2|
    |or_ln137_fu_1009_p2                                    |        or|   0|  0|   2|           1|           1|
    |select_ln142_fu_1019_p3                                |    select|   0|  0|   3|           1|           2|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  38|          36|           9|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |S_AXIS_V_TDATA_blk_n               |   9|          2|    1|          2|
    |S_AXIS_V_TREADY_int_regslice       |  31|          6|    1|          6|
    |ap_NS_fsm                          |  93|         19|    1|         19|
    |ap_phi_mux_staged_2_phi_fu_376_p6  |   9|          2|   32|         64|
    |bias_0_address0                    |  14|          3|    7|         21|
    |bias_0_ce0                         |  14|          3|    1|          3|
    |bias_0_we0                         |   9|          2|    1|          2|
    |grp_fu_1742_ce                     |  14|          3|    1|          3|
    |grp_fu_1742_p0                     |  14|          3|   32|         96|
    |grp_fu_1742_p1                     |  14|          3|   32|         96|
    |grp_fu_1746_ce                     |   9|          2|    1|          2|
    |grp_fu_1750_ce                     |   9|          2|    1|          2|
    |grp_fu_1754_ce                     |   9|          2|    1|          2|
    |grp_fu_1758_ce                     |   9|          2|    1|          2|
    |grp_fu_1762_ce                     |   9|          2|    1|          2|
    |grp_fu_1766_ce                     |   9|          2|    1|          2|
    |grp_fu_1770_ce                     |   9|          2|    1|          2|
    |grp_fu_1774_ce                     |   9|          2|    1|          2|
    |grp_fu_554_ce                      |  20|          4|    1|          4|
    |grp_fu_554_opcode                  |  20|          4|    5|         20|
    |grp_fu_554_p0                      |  20|          4|   32|        128|
    |grp_fu_554_p1                      |  20|          4|   32|        128|
    |input_address0                     |  14|          3|    7|         21|
    |input_ce0                          |  14|          3|    1|          3|
    |input_ce1                          |   9|          2|    1|          2|
    |input_we0                          |   9|          2|    1|          2|
    |staged_1_reg_386                   |  20|          4|   32|        128|
    |staged_2_reg_372                   |  14|          3|   32|         96|
    |staged_fu_210                      |   9|          2|   32|         64|
    |weights_0_address0                 |  14|          3|   10|         30|
    |weights_0_ce0                      |  14|          3|    1|          3|
    |weights_0_ce1                      |   9|          2|    1|          2|
    |weights_0_we0                      |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 508|        107|  306|        961|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  18|   0|   18|          0|
    |buffer_0_0_0546_fu_70                                                     |  32|   0|   32|          0|
    |buffer_0_1_0547_fu_74                                                     |  32|   0|   32|          0|
    |buffer_0_2_0548_fu_78                                                     |  32|   0|   32|          0|
    |buffer_0_3_0549_fu_82                                                     |  32|   0|   32|          0|
    |buffer_0_4_0550_fu_86                                                     |  32|   0|   32|          0|
    |buffer_0_5_0551_fu_90                                                     |  32|   0|   32|          0|
    |buffer_0_6_0552_fu_94                                                     |  32|   0|   32|          0|
    |buffer_0_7_0553_fu_98                                                     |  32|   0|   32|          0|
    |buffer_1_0_025_fu_102                                                     |  32|   0|   32|          0|
    |buffer_1_1_026_fu_106                                                     |  32|   0|   32|          0|
    |buffer_1_2_027_fu_110                                                     |  32|   0|   32|          0|
    |grp_mlp_dance3_Pipeline_layer0_fu_405_ap_start_reg                        |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_layer1_fu_442_ap_start_reg                        |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_loadbias0_fu_547_ap_start_reg                     |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2_fu_435_ap_start_reg  |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3_fu_493_ap_start_reg  |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_output_fu_484_ap_start_reg                        |   1|   0|    1|          0|
    |grp_mlp_dance3_Pipeline_retrieve_inputs_fu_428_ap_start_reg               |   1|   0|    1|          0|
    |icmp_ln137_1_reg_1732                                                     |   1|   0|    1|          0|
    |icmp_ln137_reg_1727                                                       |   1|   0|    1|          0|
    |reg_679                                                                   |  32|   0|   32|          0|
    |reg_685                                                                   |  32|   0|   32|          0|
    |reg_691                                                                   |  32|   0|   32|          0|
    |reg_697                                                                   |  32|   0|   32|          0|
    |reg_703                                                                   |  32|   0|   32|          0|
    |reg_709                                                                   |  32|   0|   32|          0|
    |reg_715                                                                   |  32|   0|   32|          0|
    |reg_721                                                                   |  32|   0|   32|          0|
    |reg_727                                                                   |  32|   0|   32|          0|
    |reg_733                                                                   |  32|   0|   32|          0|
    |reg_739                                                                   |  32|   0|   32|          0|
    |reg_745                                                                   |  32|   0|   32|          0|
    |reg_751                                                                   |  32|   0|   32|          0|
    |reg_757                                                                   |  32|   0|   32|          0|
    |reg_763                                                                   |  32|   0|   32|          0|
    |reg_769                                                                   |  32|   0|   32|          0|
    |reg_775                                                                   |  32|   0|   32|          0|
    |reg_781                                                                   |  32|   0|   32|          0|
    |reg_787                                                                   |  32|   0|   32|          0|
    |reg_793                                                                   |  32|   0|   32|          0|
    |reg_799                                                                   |  32|   0|   32|          0|
    |reg_805                                                                   |  32|   0|   32|          0|
    |reg_811                                                                   |  32|   0|   32|          0|
    |reg_817                                                                   |  32|   0|   32|          0|
    |staged_1_reg_386                                                          |  32|   0|   32|          0|
    |staged_2_reg_372                                                          |  32|   0|   32|          0|
    |staged_3_reg_1651                                                         |  32|   0|   32|          0|
    |staged_fu_210                                                             |  32|   0|   32|          0|
    |weights_1_0_0_01_fu_114                                                   |  32|   0|   32|          0|
    |weights_1_0_1_02_fu_118                                                   |  32|   0|   32|          0|
    |weights_1_0_2_03_fu_122                                                   |  32|   0|   32|          0|
    |weights_1_1_0_04_fu_126                                                   |  32|   0|   32|          0|
    |weights_1_1_1_05_fu_130                                                   |  32|   0|   32|          0|
    |weights_1_1_2_06_fu_134                                                   |  32|   0|   32|          0|
    |weights_1_2_0_07_fu_138                                                   |  32|   0|   32|          0|
    |weights_1_2_1_08_fu_142                                                   |  32|   0|   32|          0|
    |weights_1_2_2_09_fu_146                                                   |  32|   0|   32|          0|
    |weights_1_3_0_010_fu_150                                                  |  32|   0|   32|          0|
    |weights_1_3_1_011_fu_154                                                  |  32|   0|   32|          0|
    |weights_1_3_2_012_fu_158                                                  |  32|   0|   32|          0|
    |weights_1_4_0_013_fu_162                                                  |  32|   0|   32|          0|
    |weights_1_4_1_014_fu_166                                                  |  32|   0|   32|          0|
    |weights_1_4_2_015_fu_170                                                  |  32|   0|   32|          0|
    |weights_1_5_0_016_fu_174                                                  |  32|   0|   32|          0|
    |weights_1_5_1_017_fu_178                                                  |  32|   0|   32|          0|
    |weights_1_5_2_018_fu_182                                                  |  32|   0|   32|          0|
    |weights_1_6_0_019_fu_186                                                  |  32|   0|   32|          0|
    |weights_1_6_1_020_fu_190                                                  |  32|   0|   32|          0|
    |weights_1_6_2_021_fu_194                                                  |  32|   0|   32|          0|
    |weights_1_7_0_022_fu_198                                                  |  32|   0|   32|          0|
    |weights_1_7_1_023_fu_202                                                  |  32|   0|   32|          0|
    |weights_1_7_2_024_fu_206                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2043|   0| 2043|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|    mlp_dance3|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|    mlp_dance3|  return value|
|S_AXIS_V_TDATA   |   in|   64|          axis|      S_AXIS_V|       pointer|
|S_AXIS_V_TVALID  |   in|    1|          axis|      S_AXIS_V|       pointer|
|S_AXIS_V_TREADY  |  out|    1|          axis|      S_AXIS_V|       pointer|
|M_AXIS_V_TDATA   |  out|   64|          axis|      M_AXIS_V|       pointer|
|M_AXIS_V_TVALID  |  out|    1|          axis|      M_AXIS_V|       pointer|
|M_AXIS_V_TREADY  |   in|    1|          axis|      M_AXIS_V|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

