// Seed: 1601525607
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  module_2();
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 id_10
);
  wand id_12 = 1;
  module_0();
endmodule
module module_2;
  wire id_2 = id_1, id_3;
  id_4(
      .id_0(id_1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_3)
  );
  wire id_5;
  wire id_6;
endmodule
