{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 13 22:08:54 2019 " "Info: Processing started: Sun Jan 13 22:08:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst2\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst3\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst4\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[6\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[6\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[5\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[5\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[3\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[3\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[4\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[4\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[1\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[1\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[0\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[0\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|Ntemp1\[2\] " "Warning: Node \"dda_module:inst1\|dda:inst5\|Ntemp1\[2\]\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst2\|dir1 " "Warning: Node \"dda_module:inst1\|dda:inst2\|dir1\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst3\|dir1 " "Warning: Node \"dda_module:inst1\|dda:inst3\|dir1\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst4\|dir1 " "Warning: Node \"dda_module:inst1\|dda:inst4\|dir1\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst1\|dda:inst5\|dir1 " "Warning: Node \"dda_module:inst1\|dda:inst5\|dir1\" is a latch" {  } { { "DDA.V" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/DDA.V" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_20M " "Info: Assuming node \"CLK_20M\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -48 808 976 -32 "CLK_20M" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -136 448 616 -120 "NADV" "" } { -144 616 672 -128 "NADV" "" } { 104 752 792 120 "NADV" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NE1 " "Info: Assuming node \"NE1\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -112 448 616 -96 "NE1" "" } { 312 800 864 328 "NE1" "" } { -120 616 672 -104 "NE1" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NE1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -64 448 616 -48 "NWE" "" } { -72 616 672 -56 "NWE" "" } { -96 1112 1200 -80 "NWE" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "P_WRITE " "Info: Assuming node \"P_WRITE\" is a latch enable. Will not compute fmax for this pin." {  } { { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -96 808 976 -80 "P_WRITE" "" } { -104 976 1034 -88 "P_WRITE" "" } { -80 1112 1200 -64 "P_WRITE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|13 " "Info: Detected ripple clock \"74373b:inst2\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|16 " "Info: Detected ripple clock \"74373b:inst2\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|17 " "Info: Detected ripple clock \"74373b:inst2\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|18 " "Info: Detected ripple clock \"74373b:inst2\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|19 " "Info: Detected ripple clock \"74373b:inst2\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|14 " "Info: Detected ripple clock \"74373b:inst2\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst2\|12 " "Info: Detected ripple clock \"74373b:inst2\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst2\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|18~0 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "enc_module:inst5\|inst11~0 " "Info: Detected gated clock \"enc_module:inst5\|inst11~0\" as buffer" {  } { { "enc_module.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "enc_module:inst5\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|18 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|18\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|17 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|17\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 160 568 632 232 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|16 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|16\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst1\|74138:inst1\|15 " "Info: Detected gated clock \"dda_module:inst1\|74138:inst1\|15\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst1\|74138:inst1\|15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_20M register enc_module:inst\|encoder_filter:inst8\|inst3 register enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 70.53 MHz 14.178 ns Internal " "Info: Clock \"CLK_20M\" has Internal fmax of 70.53 MHz between source register \"enc_module:inst\|encoder_filter:inst8\|inst3\" and destination register \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]\" (period= 14.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.380 ns + Longest register register " "Info: + Longest register to register delay is 6.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst\|encoder_filter:inst8\|inst3 1 REG LC_X12_Y6_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N9; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst8\|inst3'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst|encoder_filter:inst8|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.200 ns) 1.150 ns enc_module:inst\|encoder:inst1\|inst10~0 2 COMB LC_X12_Y6_N6 27 " "Info: 2: + IC(0.950 ns) + CELL(0.200 ns) = 1.150 ns; Loc. = LC_X12_Y6_N6; Fanout = 27; COMB Node = 'enc_module:inst\|encoder:inst1\|inst10~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { enc_module:inst|encoder_filter:inst8|inst3 enc_module:inst|encoder:inst1|inst10~0 } "NODE_NAME" } } { "encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/encoder.bdf" { { 360 592 656 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.747 ns) 3.986 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT 3 COMB LC_X10_Y6_N5 2 " "Info: 3: + IC(2.089 ns) + CELL(0.747 ns) = 3.986 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella3~COUT'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { enc_module:inst|encoder:inst1|inst10~0 enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.109 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT 4 COMB LC_X10_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.109 ns; Loc. = LC_X10_Y6_N6; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella4~COUT'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.232 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT 5 COMB LC_X10_Y6_N7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.232 ns; Loc. = LC_X10_Y6_N7; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella5~COUT'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.355 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT 6 COMB LC_X10_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.355 ns; Loc. = LC_X10_Y6_N8; Fanout = 2; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella6~COUT'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.754 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT 7 COMB LC_X10_Y6_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 4.754 ns; Loc. = LC_X10_Y6_N9; Fanout = 6; COMB Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|counter_cella7~COUT'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 6.380 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 8 REG LC_X11_Y6_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(1.626 ns) = 6.380 ns; Loc. = LC_X11_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.341 ns ( 52.37 % ) " "Info: Total cell delay = 3.341 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.039 ns ( 47.63 % ) " "Info: Total interconnect delay = 3.039 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { enc_module:inst|encoder_filter:inst8|inst3 enc_module:inst|encoder:inst1|inst10~0 enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { enc_module:inst|encoder_filter:inst8|inst3 {} enc_module:inst|encoder:inst1|inst10~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.950ns 2.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 7.842 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_20M\" to destination register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 52; CLK Node = 'CLK_20M'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -48 808 976 -32 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N4 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\] 3 REG LC_X11_Y6_N4 3 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X11_Y6_N4; Fanout = 3; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[12\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 7.842 ns - Longest register " "Info: - Longest clock path from clock \"CLK_20M\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 52; CLK Node = 'CLK_20M'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -48 808 976 -32 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N4 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder_filter:inst8\|inst3 3 REG LC_X12_Y6_N9 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X12_Y6_N9; Fanout = 4; REG Node = 'enc_module:inst\|encoder_filter:inst8\|inst3'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst8|inst3 } "NODE_NAME" } } { "encoder_filter.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst8|inst3 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst8|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst8|inst3 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst8|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "encoder_filter.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "encoder_filter.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/encoder_filter.bdf" { { -8 544 608 72 "inst3" "" } } } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { enc_module:inst|encoder_filter:inst8|inst3 enc_module:inst|encoder:inst1|inst10~0 enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { enc_module:inst|encoder_filter:inst8|inst3 {} enc_module:inst|encoder:inst1|inst10~0 {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella3~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella4~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella5~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella6~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|counter_cella7~COUT {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.950ns 2.089ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[12] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder_filter:inst8|inst3 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder_filter:inst8|inst3 {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NE1 " "Info: No valid register-to-register data paths exist for clock \"NE1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NWE " "Info: No valid register-to-register data paths exist for clock \"NWE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst2\|14 DATA\[2\] NADV 1.077 ns register " "Info: tsu for register \"74373b:inst2\|14\" (data pin = \"DATA\[2\]\", clock pin = \"NADV\") is 1.077 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.375 ns + Longest pin register " "Info: + Longest pin to register delay is 3.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[2\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'DATA\[2\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~13 2 COMB IOC_X13_Y6_N2 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X13_Y6_N2; Fanout = 5; COMB Node = 'DATA~13'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[2] DATA~13 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.200 ns) 3.375 ns 74373b:inst2\|14 3 REG LC_X12_Y7_N6 2 " "Info: 3: + IC(2.043 ns) + CELL(0.200 ns) = 3.375 ns; Loc. = LC_X12_Y7_N6; Fanout = 2; REG Node = '74373b:inst2\|14'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { DATA~13 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 39.47 % ) " "Info: Total cell delay = 1.332 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 60.53 % ) " "Info: Total interconnect delay = 2.043 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { DATA[2] DATA~13 74373b:inst2|14 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { DATA[2] {} DATA~13 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 2.043ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.114 ns + " "Info: + Micro setup delay of destination is 2.114 ns" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 4.412 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -136 448 616 -120 "NADV" "" } { -144 616 672 -128 "NADV" "" } { 104 752 792 120 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.769 ns) + CELL(0.511 ns) 4.412 ns 74373b:inst2\|14 2 REG LC_X12_Y7_N6 2 " "Info: 2: + IC(2.769 ns) + CELL(0.511 ns) = 4.412 ns; Loc. = LC_X12_Y7_N6; Fanout = 2; REG Node = '74373b:inst2\|14'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 37.24 % ) " "Info: Total cell delay = 1.643 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 62.76 % ) " "Info: Total interconnect delay = 2.769 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { NADV {} NADV~combout {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 2.769ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { DATA[2] DATA~13 74373b:inst2|14 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { DATA[2] {} DATA~13 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 2.043ns } { 0.000ns 1.132ns 0.200ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { NADV 74373b:inst2|14 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.412 ns" { NADV {} NADV~combout {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 2.769ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_20M DATA\[3\] enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 19.273 ns register " "Info: tco from clock \"CLK_20M\" to destination pin \"DATA\[3\]\" through register \"enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]\" is 19.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 7.842 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to source register is 7.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_20M 1 CLK PIN_12 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 52; CLK Node = 'CLK_20M'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -48 808 976 -32 "CLK_20M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N4 53 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N4; Fanout = 53; REG Node = 'enc_module:inst\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.918 ns) 7.842 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 3 REG LC_X10_Y7_N5 4 " "Info: 3: + IC(2.867 ns) + CELL(0.918 ns) = 7.842 ns; Loc. = LC_X10_Y7_N5; Fanout = 4; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.04 % ) " "Info: Total cell delay = 3.375 ns ( 43.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.467 ns ( 56.96 % ) " "Info: Total interconnect delay = 4.467 ns ( 56.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.055 ns + Longest register pin " "Info: + Longest register to pin delay is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\] 1 REG LC_X10_Y7_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N5; Fanout = 4; REG Node = 'enc_module:inst\|encoder:inst1\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.103 ns) + CELL(0.511 ns) 2.614 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~40 2 COMB LC_X9_Y7_N1 1 " "Info: 2: + IC(2.103 ns) + CELL(0.511 ns) = 2.614 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~40'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.568 ns) + CELL(0.511 ns) 5.693 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~41 3 COMB LC_X4_Y5_N1 1 " "Info: 3: + IC(2.568 ns) + CELL(0.511 ns) = 5.693 ns; Loc. = LC_X4_Y5_N1; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]~41'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.079 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.040 ns) + CELL(2.322 ns) 11.055 ns DATA\[3\] 4 PIN PIN_70 0 " "Info: 4: + IC(3.040 ns) + CELL(2.322 ns) = 11.055 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 DATA[3] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 DATA[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 {} DATA[3] {} } { 0.000ns 2.103ns 2.568ns 3.040ns } { 0.000ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.842 ns" { CLK_20M enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.842 ns" { CLK_20M {} CLK_20M~combout {} enc_module:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.600ns 2.867ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 DATA[3] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { enc_module:inst|encoder:inst1|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[3] {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~40 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[3]~41 {} DATA[3] {} } { 0.000ns 2.103ns 2.568ns 3.040ns } { 0.000ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NE1 DATA\[11\] 15.975 ns Longest " "Info: Longest tpd from source pin \"NE1\" to destination pin \"DATA\[11\]\" is 15.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NE1 1 CLK PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 1; CLK Node = 'NE1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NE1 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -112 448 616 -96 "NE1" "" } { 312 800 864 328 "NE1" "" } { -120 616 672 -104 "NE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.648 ns) + CELL(0.914 ns) 5.694 ns enc_module:inst5\|inst11~0 2 COMB LC_X7_Y7_N4 2 " "Info: 2: + IC(3.648 ns) + CELL(0.914 ns) = 5.694 ns; Loc. = LC_X7_Y7_N4; Fanout = 2; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { NE1 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.914 ns) 7.339 ns enc_module:inst5\|inst11~2 3 COMB LC_X7_Y7_N7 32 " "Info: 3: + IC(0.731 ns) + CELL(0.914 ns) = 7.339 ns; Loc. = LC_X7_Y7_N7; Fanout = 32; COMB Node = 'enc_module:inst5\|inst11~2'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.276 ns) + CELL(0.511 ns) 11.126 ns enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[11\]~25 4 COMB LC_X11_Y6_N8 1 " "Info: 4: + IC(3.276 ns) + CELL(0.511 ns) = 11.126 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'enc_module:inst\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[11\]~25'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.787 ns" { enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[11]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(2.322 ns) 15.975 ns DATA\[11\] 5 PIN PIN_83 0 " "Info: 5: + IC(2.527 ns) + CELL(2.322 ns) = 15.975 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'DATA\[11\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.849 ns" { enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[11]~25 DATA[11] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.793 ns ( 36.26 % ) " "Info: Total cell delay = 5.793 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.182 ns ( 63.74 % ) " "Info: Total interconnect delay = 10.182 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.975 ns" { NE1 enc_module:inst5|inst11~0 enc_module:inst5|inst11~2 enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[11]~25 DATA[11] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "15.975 ns" { NE1 {} NE1~combout {} enc_module:inst5|inst11~0 {} enc_module:inst5|inst11~2 {} enc_module:inst|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[11]~25 {} DATA[11] {} } { 0.000ns 0.000ns 3.648ns 0.731ns 3.276ns 2.527ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] DATA\[0\] NADV 10.574 ns register " "Info: th for register \"dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"DATA\[0\]\", clock pin = \"NADV\") is 10.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 14.850 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 14.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 8; CLK Node = 'NADV'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -136 448 616 -120 "NADV" "" } { -144 616 672 -128 "NADV" "" } { 104 752 792 120 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(0.511 ns) 5.629 ns 74373b:inst2\|19 2 REG LC_X7_Y7_N9 1 " "Info: 2: + IC(3.986 ns) + CELL(0.511 ns) = 5.629 ns; Loc. = LC_X7_Y7_N9; Fanout = 1; REG Node = '74373b:inst2\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { NADV 74373b:inst2|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.740 ns) 7.117 ns enc_module:inst5\|inst11~0 3 COMB LC_X7_Y7_N4 2 " "Info: 3: + IC(0.748 ns) + CELL(0.740 ns) = 7.117 ns; Loc. = LC_X7_Y7_N4; Fanout = 2; COMB Node = 'enc_module:inst5\|inst11~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { 74373b:inst2|19 enc_module:inst5|inst11~0 } "NODE_NAME" } } { "enc_module.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/enc_module.bdf" { { 512 72 136 560 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.129 ns) + CELL(0.200 ns) 9.446 ns dda_module:inst1\|74138:inst1\|18~0 4 COMB LC_X12_Y7_N3 4 " "Info: 4: + IC(2.129 ns) + CELL(0.200 ns) = 9.446 ns; Loc. = LC_X12_Y7_N3; Fanout = 4; COMB Node = 'dda_module:inst1\|74138:inst1\|18~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.951 ns dda_module:inst1\|74138:inst1\|15 5 COMB LC_X12_Y7_N4 8 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.951 ns; Loc. = LC_X12_Y7_N4; Fanout = 8; COMB Node = 'dda_module:inst1\|74138:inst1\|15'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { dda_module:inst1|74138:inst1|18~0 dda_module:inst1|74138:inst1|15 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.981 ns) + CELL(0.918 ns) 14.850 ns dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LC_X9_Y5_N6 1 " "Info: 6: + IC(3.981 ns) + CELL(0.918 ns) = 14.850 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.701 ns ( 24.92 % ) " "Info: Total cell delay = 3.701 ns ( 24.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.149 ns ( 75.08 % ) " "Info: Total interconnect delay = 11.149 ns ( 75.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.850 ns" { NADV 74373b:inst2|19 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|18~0 dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.850 ns" { NADV {} NADV~combout {} 74373b:inst2|19 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|18~0 {} dda_module:inst1|74138:inst1|15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.986ns 0.748ns 2.129ns 0.305ns 3.981ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA\[0\] 1 PIN PIN_73 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_73; Fanout = 1; PIN Node = 'DATA\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DATA~15 2 COMB IOC_X13_Y7_N5 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X13_Y7_N5; Fanout = 5; COMB Node = 'DATA~15'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DATA[0] DATA~15 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/Study/Documents/Luan van tot nghiep/Code mau/CPLD/read_encoder.bdf" { { -40 448 624 -24 "DATA\[15..0\]" "" } { -48 624 692 -32 "DATA\[15..0\]" "" } { 72 752 856 88 "DATA\[7..0\]" "" } { -152 1112 1200 -136 "DATA\[7..0\]" "" } { -112 1752 1820 -96 "DATA\[15..0\]" "" } { 176 1752 1820 192 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(0.280 ns) 4.497 ns dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LC_X9_Y5_N6 1 " "Info: 3: + IC(3.085 ns) + CELL(0.280 ns) = 4.497 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; REG Node = 'dda_module:inst1\|lpm_dff3:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { DATA~15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/study/programs/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 31.40 % ) " "Info: Total cell delay = 1.412 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.085 ns ( 68.60 % ) " "Info: Total interconnect delay = 3.085 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { DATA[0] DATA~15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { DATA[0] {} DATA~15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.085ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.850 ns" { NADV 74373b:inst2|19 enc_module:inst5|inst11~0 dda_module:inst1|74138:inst1|18~0 dda_module:inst1|74138:inst1|15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "14.850 ns" { NADV {} NADV~combout {} 74373b:inst2|19 {} enc_module:inst5|inst11~0 {} dda_module:inst1|74138:inst1|18~0 {} dda_module:inst1|74138:inst1|15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.986ns 0.748ns 2.129ns 0.305ns 3.981ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.200ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { DATA[0] DATA~15 dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { DATA[0] {} DATA~15 {} dda_module:inst1|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.085ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 43 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 13 22:08:55 2019 " "Info: Processing ended: Sun Jan 13 22:08:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
