# do Assignment1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Apr 16,2024
# vlog -work work Assignment1.vo 
# -- Compiling module Assignment1_Verilog
# 
# Top level modules:
# 	Assignment1_Verilog
# End time: 14:41:30 on Apr 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Apr 16,2024
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module Assignment1_Verilog_vlg_vec_tst
# 
# Top level modules:
# 	Assignment1_Verilog_vlg_vec_tst
# End time: 14:41:30 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Assignment1_Verilog_vlg_vec_tst 
# Start time: 14:41:30 on Apr 16,2024
# Loading work.Assignment1_Verilog_vlg_vec_tst
# Loading work.Assignment1_Verilog
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(47)
#    Time: 200 ns  Iteration: 0  Instance: /Assignment1_Verilog_vlg_vec_tst
# End time: 14:41:30 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
